Systemrdl CompilerSystemRDL 2.0 language compiler front-end
Stars: ✭ 95 (+352.38%)
Mutual labels: asic, fpga
LogicCMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (+609.52%)
Mutual labels: asic, fpga
LivehdLive Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (+423.81%)
Mutual labels: asic, fpga
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+4461.9%)
Mutual labels: asic, fpga
riscv-cores-listRISC-V Cores, SoC platforms and SoCs
Stars: ✭ 651 (+3000%)
Mutual labels: asic, fpga
RggenCode generation tool for configuration and status registers
Stars: ✭ 54 (+157.14%)
Mutual labels: asic, fpga
AesVerilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (+523.81%)
Mutual labels: asic, fpga
RiscvRISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+1195.24%)
Mutual labels: asic, fpga
awesome-hwd-toolsA curated list of awesome open source hardware design tools
Stars: ✭ 42 (+100%)
Mutual labels: asic, fpga
AxiAXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Stars: ✭ 227 (+980.95%)
Mutual labels: asic, fpga
Embedded Neural Network collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning
Stars: ✭ 495 (+2257.14%)
Mutual labels: asic, fpga
pygearsHW Design: A Functional Approach
Stars: ✭ 122 (+480.95%)
Mutual labels: asic, fpga
Riscv Cores ListRISC-V Cores, SoC platforms and SoCs
Stars: ✭ 471 (+2142.86%)
Mutual labels: asic, fpga
Cva6The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Stars: ✭ 1,144 (+5347.62%)
Mutual labels: asic, fpga
VunitVUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+1985.71%)
Mutual labels: asic, fpga
Open Register Design ToolTool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (+500%)
Mutual labels: asic, fpga
VGChipsVideo Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (+309.52%)
Mutual labels: asic, fpga
CoresVarious HDL (Verilog) IP Cores
Stars: ✭ 271 (+1190.48%)
Mutual labels: asic, fpga
Biriscv32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+890.48%)
Mutual labels: asic, fpga
PeakRDL-ipxactImport and export IP-XACT XML register models
Stars: ✭ 21 (+0%)
Mutual labels: asic, fpga
