All Projects → antoinemadec → vim-verilog-instance

antoinemadec / vim-verilog-instance

Licence: MIT license
verilog_instance.vim: create instantiation of ports from port declaration

Programming Languages

python
139335 projects - #7 most used programming language
Vim Script
2826 projects
SystemVerilog
227 projects

verilog-instance.vim

Create SystemVerilog port instantiation from port declaration.

Work on modules, tasks, functions and all other similar structures.

Installation

Use your favorite plugin manager.

Using vim-plug:

Plug 'antoinemadec/vim-verilog-instance'

Quick start guide

try these commands:

  • gbi(
    • Start VerilogInstance command (gb) for inner (parenthesis
  • vjjgb
    • visual-select j down twice
    • Start VerilogInstance command (gb) on the 3 selected lines

Options

  • let g:verilog_instance_skip_last_coma = {0/1}
    • When the variable is 1, last printed line will skip the coma. Default value is 0.

Other vim plugins for Verilog/SystemVerilog

verilog_systemverilog

verilog_systemverilog is a syntax plugin for Verilog and SystemVerilog

Author

Antoine Madec

License

MIT

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].