All Projects → ourfool → poyo-v

ourfool / poyo-v

Licence: MIT License
Open source RISC-V IP core for FPGA/ASIC design

Programming Languages

c
50402 projects - #5 most used programming language
Verilog
626 projects
Makefile
30231 projects
python
139335 projects - #7 most used programming language
SystemVerilog
227 projects
assembly
5116 projects

poyo-v

poyo-vはFPGAやASICに使えるRISC-Vソフトプロセッサです。誰でも容易に拡張・インプリメントできるマイクロコントローラを目指してVerilog HDLで開発されています。

Poyo-v is a RISC-V ISA soft processor developed for FPGAs and ASICs. It is being developed in Verilog HDL.

なお、本リポジトリは

の参考用となっており、現在は更新を停止しています。

詳細は下記リンクから!

View documentation, FAQ, help, examples, and more at

https://ourfool.github.io/poyo-v/

Author

License

  • This project is released under the MIT License - see the LICENSE file for details.
  • This project includes the work that is distributed in the Apache License 2.0.
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].