GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → riscv → Riscv Debug Spec

riscv / Riscv Debug Spec

Licence: cc-by-4.0
Working Draft of the RISC-V Debug Specification Standard

Labels

tex

RISC-V Debug Specification

You may be looking for one of the following pre-built PDFs:

Build Instructions

sudo apt-get install git make python3 python3-sympy graphviz texlive-full
make

There are two other interesting make targets:

  1. make debug_defines.h creates a C header file containing constants for addresses and fields of all the registers and abstract commands.
  2. make chisel creates scala files for DM registers and abstract commands with the same information.

Contributing

There are various ways to contribute to this spec. You can use a combination of them to get your idea across. Please note that pull requests will only be reviewed/accepted from RISC-V Foundation members.

  1. Make a PR. This is the best way to deal with minor typos and edits.
  2. File an issue with something that you want to know or see.
  3. Discuss higher-level questions or ideas on the riscv-debug-group mailing list: https://groups.google.com/a/groups.riscv.org/forum/#!forum/debug

For More Information

Additional information can be found at https://github.com/riscv/debug-taskgroup

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].