All Projects → Xilinx → Sdaccel_examples

Xilinx / Sdaccel_examples

Licence: other
SDAccel Examples

Programming Languages

c
50402 projects - #5 most used programming language
cpp
1120 projects

Projects that are alternatives of or similar to Sdaccel examples

dcurl
Hardware-accelerated Multi-threaded IOTA PoW, drop-in replacement for ccurl
Stars: ✭ 39 (-88%)
Mutual labels:  fpga, opencl
Tornadovm
TornadoVM: A practical and efficient heterogeneous programming framework for managed languages
Stars: ✭ 479 (+47.38%)
Mutual labels:  fpga, opencl
Trisycl
Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group
Stars: ✭ 354 (+8.92%)
Mutual labels:  fpga, opencl
Pipecnn
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
Stars: ✭ 775 (+138.46%)
Mutual labels:  fpga, opencl
opencl-hls-cnn-accelerator
OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.
Stars: ✭ 49 (-84.92%)
Mutual labels:  fpga, opencl
Tf2
An Open Source Deep Learning Inference Engine Based on FPGA
Stars: ✭ 113 (-65.23%)
Mutual labels:  fpga, opencl
John
John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs
Stars: ✭ 5,656 (+1640.31%)
Mutual labels:  fpga, opencl
fpga caffe
No description or website provided.
Stars: ✭ 116 (-64.31%)
Mutual labels:  fpga, opencl
spector
Spector: An OpenCL FPGA Benchmark Suite
Stars: ✭ 38 (-88.31%)
Mutual labels:  fpga, opencl
Spotty
Training deep learning models on AWS and GCP instances
Stars: ✭ 310 (-4.62%)
Mutual labels:  aws
Adapt
ReactJS for your infrastructure. Create and deploy full-stack apps to any infrastructure using the power of React.
Stars: ✭ 317 (-2.46%)
Mutual labels:  aws
Aws Icons For Plantuml
PlantUML sprites, macros, and other includes for Amazon Web Services services and resources
Stars: ✭ 309 (-4.92%)
Mutual labels:  aws
My Links
Knowledge seeks no man
Stars: ✭ 311 (-4.31%)
Mutual labels:  aws
Grant
OAuth Proxy
Stars: ✭ 3,509 (+979.69%)
Mutual labels:  aws
Serverless Iam Roles Per Function
Serverless Plugin for easily defining IAM roles per function via the use of iamRoleStatements at the function level.
Stars: ✭ 311 (-4.31%)
Mutual labels:  aws
Xmrig Amd
Monero AMD (OpenCL) miner
Stars: ✭ 322 (-0.92%)
Mutual labels:  opencl
Amazon Rekognition Video Analyzer
A working prototype for capturing frames off of a live MJPEG video stream, identifying objects in near real-time using deep learning, and triggering actions based on an objects watch list.
Stars: ✭ 309 (-4.92%)
Mutual labels:  aws
Prowler
Prowler is a security tool to perform AWS security best practices assessments, audits, incident response, continuous monitoring, hardening and forensics readiness. It contains more than 200 controls covering CIS, ISO27001, GDPR, HIPAA, SOC2, ENS and other security frameworks.
Stars: ✭ 4,561 (+1303.38%)
Mutual labels:  aws
Dynamon
😈 Dynamon is GUI client for DynamoDB, can connect local dynamodb.
Stars: ✭ 324 (-0.31%)
Mutual labels:  aws
Ec2instances.info
Amazon EC2 instance comparison site
Stars: ✭ 3,619 (+1013.54%)
Mutual labels:  aws

SDAccel Example Repository

Note: Please do not use this repository for Xilinx Latest Vitis Tool Chain. A entire new Repository is created here: https://github.com/Xilinx/Vitis_Accel_Examples for Xilinx new Vitis Tool chain. Use SDAccel Examples repository for Xilinx previously released product SDAccel or SDx.

Welcome to the SDAccel example repository. This repository contains the latest examples to get you started with application optimization targeting Xilinx PCIe FPGA acceleration boards. All examples are ready to be compiled and executed on SDAccel supported boards and accelerated cloud service partners. The repository is organized as follows:

  1. PREREQUISITE
  2. SUPPORTED PLATFORMS
  3. COMPILATION AND EXECUTION
  4. DIRECTORY STRUCTURE
  5. EXECUTION IN CLOUD ENVIRONMENTS
  6. SUPPORT

1. PREREQUISITE

SDAccel Git Examples Assumes that user is familiar with Basic SDAccel Environment, Setup, Programming and Debugging Flow. If not, it is recommended to cover these topics from SDAccel User Guides:

  • UG1238 - SDAccel Development Environment
  • UG1277 - SDAccel Programming Guide
  • UG1281 - SDAccel Debugging Guide

2. SUPPORTED PLATFORMS

Board Software Version
Xilinx Alveo U200 SDx 2019.1
Xilinx Alveo U250 SDx 2019.1
Xilinx Alveo U280 SDx 2019.1

3. COMPILATION AND EXECUTION

It is primarily recommended to start with Hello World example which makes the new users aware about the basic structure of an SDAccel based Application.

Compiling for Application Emulation

As part of the capabilities available to an application developer, SDAccel includes environments to test the correctness of an application at both a software functional level and a hardware emulated level.

These modes, which are named sw_emu and hw_emu, allow the developer to profile and evaluate the performance of a design before compiling for board execution. It is recommended that all applications are executed in at least the sw_emu mode before being compiled and executed on an FPGA board.

    cd <PATH TO SAMPLE APPLICATION>
    make all TARGET=<sw_emu|hw_emu> DEVICE=<FPGA Platform>

where

	sw_emu = software emulation
	hw_emu = hardware emulation

NOTE: The software emulation flow is a functional correctness check only. It does not estimate the performance of the application in hardware.

The hardware emulation flow is a cycle accurate simulation of the hardware generated for the application. As such, it is expected for this simulation to take a long time. It is recommended that for this example the user skips running hardware emulation or modifies the example to work on a reduced data set.

Executing Emulated Application

Recommended Execution Flow for Example Applications in Emulation

The makefile for the application can directly executed the application with the following command:

    cd <PATH TO SAMPLE APPLICATION>
    make check TARGET=<sw_emu|hw_emu> DEVICE=<FPGA Platform>

where

	sw_emu = software emulation
	hw_emu = hardware emulation

If the application has not been previously compiled, the check makefile rule will compile and execute the application in the emulation mode selected by the user.

Compiling for Application Execution in the FPGA Accelerator Card

The command to compile the application for execution on the FPGA acceleration board is

    cd <PATH TO SAMPLE APPLICATION>
    make all DEVICE=<FPGA Platform>

The default target for the makefile is to compile for hardware. Therefore, setting the TARGETS option is not required. NOTE: Compilation for application execution in hardware generates custom logic to implement the functionality of the kernels in an application. It is typical for hardware compile times to range from 30 minutes to a couple of hours.

4. DIRECTORY STRUCTURE

  • GETTING STARTED

Collection of examples geared at teaching the user best practices in how to use different features of SDAccel and start on their own application.

  • ACCELERATION

Collection of examples in processor offloading to FPGA based compute units.

  • VISION

Collection of examples in image and video processing.

  • LIBS

Collection of common libraries used across all examples to assist in the quick development of application host code.

  • UTILITY

Collection of utility functions used as part of the Makefiles in all of the examples. This set includes Makefile rules and scripts to launch SDAccel compiled applications onto boards hosted by Nimbix directly from the developers terminal shell.

5. Execution in Cloud Environments

FPGA acceleration boards have been deployed to the cloud. For information on how to execute the example within a specific cloud, take a look at the following guides.

6. SUPPORT

For questions and to get help on any project in this repository or your own projects, visit the SDAccel Forums.

To execute these example using the SDAccel GUI, follow the setup instructions in SDAccel GUI README

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].