GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → taichi-ishitani → tnoc

taichi-ishitani / tnoc

Licence: Apache-2.0 license
Network on Chip Implementation written in SytemVerilog

Programming Languages

SystemVerilog
227 projects
Makefile
30231 projects
fortran
972 projects

Labels

uvmnocaxiambanetwork-on-chipaxi4amba-axi

Projects that are alternatives of or similar to tnoc

tvip-axi
AMBA AXI VIP
Stars: ✭ 129 (+41.76%)
Mutual labels:  uvm, axi, amba, axi4, amba-axi
NoCRouter
RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
Stars: ✭ 39 (-57.14%)
Mutual labels:  noc, network-on-chip
dvcon download
Download proccedings from DVCon
Stars: ✭ 20 (-78.02%)
Mutual labels:  uvm
uvm
Universal Virtual Machine for Node and Browser
Stars: ✭ 29 (-68.13%)
Mutual labels:  uvm
core-v-verif
Functional verification project for the CORE-V family of RISC-V cores.
Stars: ✭ 283 (+210.99%)
Mutual labels:  uvm
awesome-dv
Awesome ASIC design verification
Stars: ✭ 76 (-16.48%)
Mutual labels:  uvm
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+59.34%)
Mutual labels:  uvm
PeakRDL-uvm
Generate UVM register model from compiled SystemRDL input
Stars: ✭ 25 (-72.53%)
Mutual labels:  uvm
YASA
🐌Yet Another Simulation Architecture
Stars: ✭ 46 (-49.45%)
Mutual labels:  uvm
INT FP MAC
INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.
Stars: ✭ 31 (-65.93%)
Mutual labels:  uvm
MinecraftNOC
DevJam 2020: In-game NOC boards
Stars: ✭ 27 (-70.33%)
Mutual labels:  noc
noc
Official read only mirror for
Stars: ✭ 84 (-7.69%)
Mutual labels:  noc
Quasar
Quasar 2.0: Chisel equivalent of SweRV-EL2
Stars: ✭ 19 (-79.12%)
Mutual labels:  axi4

Network on Chip Implementation Written in SystemVerilog

Overview

This is a Network on Chip (NoC) Router/Fabric implementation written in SystemVerilog. It has following features.

  • 2-D mesh network
  • Dimension order routing (X-Y routing)
  • Flow control
    • Wormhole (FLIT based) flow control
    • Virtual channel flow control
    • On/Off Flow control
  • Configurable design
    • Packet format
    • Mesh size
    • FIFO size
    • etc.
  • Support standard bus protocol
    • AMBA AXI4

Details

TBW

Contact

If you have any problems, questions, ideas, etc., you can post them on the following ways.

  1. Issue Tracker
  2. Chat Room
  3. Mail

Copyright

Copyright (c) 2017-2018 Taichi Ishitani. See LICENSE for further details.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].