All Projects → RobertPeip → PlayStation_MiSTer

RobertPeip / PlayStation_MiSTer

Licence: GPL-2.0 License
PlayStation for MiSTer FPGA

Programming Languages

VHDL
269 projects
Verilog
626 projects
SystemVerilog
227 projects
tcl
693 projects

Playstation for MiSTer Platform

HW Requirements/Features

SDRam of any size is required.

Bios

Only scph1001.bin tested. Rename to boot.rom

Memory Card

One card can be mounted for each controller slot.

Cards are in raw .mcd format. An empty example card can be found in the memcard folder.

You need to save them either manually in OSD or activate autosave.

Saving or loading a card will pause the core for a short time.

Video output

Core uses either normal output or direct framebuffer mode.

In Framebuffer mode you can choose to view:

  • normal drawing area without any overscan cutoff
  • full VRAM as 1024x512 pixel image (debug mode)

Error messages

If there is a recognized problem, an overlay is displayed, showing which error has occured. You can hide these messages with an OSD option, by default they are on.

List of Errors:

  • E2 - CPU exception
  • E3..E6 - GPU hangs (e.g. corrupt display list)

Status

Work in progress, don't report any bugs!

  • some games working

--

CPU : 90%

  • exception for read in invalid instruction and data area missing

GPU : 80%

  • mask bits not implemented for cpu2vram
  • vram2vram and vram2cpu line wraparound not implemented
  • vram2vram read/modify/write race condition when copying to same line

Memory : 50%

  • SPU RAM not implemented
  • rotate register not done for all busses

IRQ : 70%

  • irq_SIO missing
  • irq_SPU missing
  • irq_LIGHTPEN missing

PAD : 40%

  • memory card not implemented
  • special controllers not supported
  • second controller port not supported

DMA : 60%

  • DMA chopping not implemented
  • DMA write performance only 32bit/3 cycles, should be 32Bit/1 cycle?

Memctrl: register stubs only

SIO : register stubs only

Timer : 50%

  • dotclock base missing
  • accuracy for start/wraparound not tested

GTE : 80%

  • timing not correct

MDEC : 90%

  • timing slightly too fast (4996/5376)
  • writing to MDECControl -> should reset

CD : 50%

  • single track only
  • region only EU
  • no audio yet

SPU : 5%

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].