GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → marmolejo → Zet

marmolejo / Zet

Licence: gpl-3.0
Open source implementation of a x86 processor

Labels

verilog

Projects that are alternatives of or similar to Zet

Tinyfpga B Series
Open source design files for the TinyFPGA B-Series boards.
Stars: ✭ 173 (-19.91%)
Mutual labels:  verilog
Verilog Generator Of Neural Net Digit Detector For Fpga
Verilog Generator of Neural Net Digit Detector for FPGA
Stars: ✭ 187 (-13.43%)
Mutual labels:  verilog
Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (-3.7%)
Mutual labels:  verilog
Verilog Uart
Verilog UART
Stars: ✭ 174 (-19.44%)
Mutual labels:  verilog
Openwifi Hw
FPGA/hardware design of openwifi
Stars: ✭ 181 (-16.2%)
Mutual labels:  verilog
Piccolo
RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
Stars: ✭ 200 (-7.41%)
Mutual labels:  verilog
Verilog I2c
Verilog I2C interface for FPGA implementation
Stars: ✭ 171 (-20.83%)
Mutual labels:  verilog
Opentimer
A High-performance Timing Analysis Tool for VLSI Systems
Stars: ✭ 213 (-1.39%)
Mutual labels:  verilog
Basejump stl
BaseJump STL: A Standard Template Library for SystemVerilog
Stars: ✭ 179 (-17.13%)
Mutual labels:  verilog
Red Pitaya Notes
Notes on the Red Pitaya Open Source Instrument
Stars: ✭ 205 (-5.09%)
Mutual labels:  verilog
Accdnn
A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
Stars: ✭ 175 (-18.98%)
Mutual labels:  verilog
Wb2axip
Bus bridges and other odds and ends
Stars: ✭ 177 (-18.06%)
Mutual labels:  verilog
Fpga nes
FPGA-based Nintendo Entertainment System Emulator
Stars: ✭ 199 (-7.87%)
Mutual labels:  verilog
Step into mips
一步一步写MIPS CPU
Stars: ✭ 174 (-19.44%)
Mutual labels:  verilog
Litepcie
Small footprint and configurable PCIe core
Stars: ✭ 206 (-4.63%)
Mutual labels:  verilog
Kestrel
The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible the open-source philosophy.
Stars: ✭ 171 (-20.83%)
Mutual labels:  verilog
Ridecore
RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
Stars: ✭ 199 (-7.87%)
Mutual labels:  verilog
Fpu
synthesiseable ieee 754 floating point library in verilog
Stars: ✭ 214 (-0.93%)
Mutual labels:  verilog
Flute
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
Stars: ✭ 210 (-2.78%)
Mutual labels:  verilog
Verilog 6502
A Verilog HDL model of the MOS 6502 CPU
Stars: ✭ 200 (-7.41%)
Mutual labels:  verilog
View All Similar Projects ➔

+++ Zet processor System on Chip +++

This package contains all source code, test benches, bitfiles, ROMs and scripts used in Zet processor x86 SoC. As of version 1.3.0, Zet runs on 3 different FPGA boards: Terasic Altera DE0, DE1, DE2 and DE2-115.

You can find all information in the website of the project: http://zet.aluzina.org

++ Explanation of directories boards/ - Different boards supported (implementation dependent files) cores/ - Cores library in Verilog source code cores/zet/ - Zet processor Verilog source code src/ - Software directory, with BIOS and tools

++ BUILDING THE SYSTEM To build the system, you can use Microsoft Windows or Linux.

  1. Build the BIOS To build the BIOS you will need the OpenWatcom compiler. This has been tested with the latest version at this moment, 1.9. Get it for free at http://www.openwatcom.org. When you have it installed, you will need to add the binaries to the PATH environment variable and set up the WATCOM variable pointing to the installation directory of the compiler.
Once installed, open a command prompt and go to src/bios folder.
  In Windows: type "build"
  In Linux:   type "wmake"

When the BIOS has been built, you will have the boot ROM part copied to
cores/flash/ and the bios.rom file in the src/bios directory with both
the VGA BIOS and the normal BIOS.
  1. Flash the BIOS into the board ROM Microsoft Windows: To flash the board, you will need the Control panel application installed in Microsoft Windows (comes with the board CD-ROM). Open the file src/bios/bios.rom in the board Control Panel and with the board plugged into the USB port, Erase the flash and program it sequentially starting from offset 0.
In Linux:
You will need Quartus II installed. Run the script:
$NIOS2EDS/nios2_command_shell.sh boards/altera-de*/bin/flash_bios.sh
where NIOS2EDS points to the NIOS II Embedded Development System 
directory included with the Quartus II installation.
  1. Build the bitfiles To create the bitfiles, you will need the Quartus II software. The latest version tested is 10.0 SP1. You can get it for free at http://www.altera.com. Web Edition will be enough. To build the system, open the file boards/altera*/syn/kotku.qpf (depending on the board) in Quartus II and go to "Processing" menu > "Start compilation". The compilation of the system should start. After a while, it should end with 0 errors and 0 warnings.
The result will be two files in the boards/altera*/syn/ directory, named
kotku.sof and kotku.pof. The first is the volatile version of the system
and the second is the permanent one.
  1. Flash the bitfiles To flash the bitfiles, open the Quartus II programmer by opening Quartus II and click in "Tools" > "Programmer". Then select the "active serial" operation and add the kotku.pof file. With the board plugged, switch the RUN/PROG switch on the board to PROG position. Then click on start.

In this moment, the board should boot by itself. Just power it by switching it to RUN mode. You will need an SD card containing a FAT16 file system with MS-DOS or FreeDOS in order to use the system.

++ SIMULATING THE SYSTEM You can choose to simulate only the processor or the full system. For Zet processor development it is much faster and easier to simulate only the processor. To do the simulations, you will need Modelsim simulator. You can get it for free from http://www.altera.com website.

Zet processor simulation: You will need GNU make and the bcc compiler in order to make the tests that are in the cores/zet/tests folder. Type for example: "make 01_mov.rtlrom" and the corresponding test will be built and copied to the sim/ folder ready to be simulated.

Open Modelsim and go to directory "cd cores/zet/sim" then type "do t.do", the system will compile and start a 10us simulation. You will be able to see all processor contents and signals.

Full system simulation: It's a similar procedure, but the Altera DE1 board is being simulated. Instead, change to "cd boards/altera-de1/sim" folder and then run "do t.do". You will need some contents in the simulated flash. To do that, you can run the script bios.sh present in that folder to transform the compiled version of the BIOS to contents to the flash stub for simulation.

++ Credits Most of the work is (C) Copyright 2008, 2009, 2010 Zeus Gomez Marmolejo. All hardware and software source files are released under the GNU GPLv3 license. Read the LICENSE file included.

Special thanks to people that helped significantly to this project:

  • Sebastien Bourdeauducq to his DRAM memory controller
  • Donna Polehn for adding mouse and shadow BIOS support
  • Yury Savchuk for improving the timer and improving the processor
  • Charley Picker for SDRAM video support and Altera DE2 board port
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].