travisgoodspeed / 80211scrambler
Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.
Stars: ✭ 10
Labels
Projects that are alternatives of or similar to 80211scrambler
Ie12
A (very) minimal web browser for FPGAs implemented in Verilog
Stars: ✭ 6 (-40%)
Mutual labels: verilog
Novena Afe Hs Fpga
High Speed Analog Front End FPGA Firmware for Novena PVT1
Stars: ✭ 8 (-20%)
Mutual labels: verilog
Netlist Graph
Java library for parsing and manipulating graph representations of gate-level Verilog netlists
Stars: ✭ 7 (-30%)
Mutual labels: verilog
Upduino Ov7670 Camera
Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module
Stars: ✭ 17 (+70%)
Mutual labels: verilog
Fftdemo
A demonstration showing how several components can be compsed to build a simulated spectrogram
Stars: ✭ 23 (+130%)
Mutual labels: verilog
Four Color Theorem Maintenance
Fixed FCT proof for latest coq and ssreflect
Stars: ✭ 9 (-10%)
Mutual labels: verilog
Lenet accelerator
A Lenet ASIC Accelerator targeting minimum number of cycles
Stars: ✭ 17 (+70%)
Mutual labels: verilog
Amiga2000 Gfxcard
MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog
Stars: ✭ 942 (+9320%)
Mutual labels: verilog
Verilog Vga Controller
A very simple VGA controller written in verilog
Stars: ✭ 16 (+60%)
Mutual labels: verilog
Aoocs
The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.
Stars: ✭ 23 (+130%)
Mutual labels: verilog
Indirectly Indexed 2d Ternary Content Addressable Memory Tcam
Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)
Stars: ✭ 9 (-10%)
Mutual labels: verilog
Naivecpu
A CPU that implementing THCO-MIPS16 instruction set.
Stars: ✭ 5 (-50%)
Mutual labels: verilog
Wb sdram ctrl
SDRAM controller with multiple wishbone slave ports
Stars: ✭ 9 (-10%)
Mutual labels: verilog
Ocpi
Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!
Stars: ✭ 24 (+140%)
Mutual labels: verilog
80211scrambler is a small collection of tools in Verilog for working with the 802.11B scrambler. Understanding this scrambler is necessary when doing PIP injections from a 2Mbps wifi network into the 1Mbps header. Code will be ported to C, Python, and Javascript when time allows.
Packet-in-Packet (PIP) injection is an attack technique for remotely injecting raw frames into a wireless network by placing an entire PHY-layer packet inside of the body of an uncontrolled packet. Damage to the Sync/SFD field of the outer packet causes the inner packet to be interpreted instead. This technique was introduced at Usenix WOOT in 2011 with the paper included here as goodspeed-packetinpacket.pdf in docs/.
--Travis Goodspeed
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].