GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → endofexclusive → Greta

endofexclusive / Greta

GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology.

Labels

vhdl

Projects that are alternatives of or similar to Greta

Open Source Fpga Bitcoin Miner
A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.
Stars: ✭ 989 (+1077.38%)
Mutual labels:  vhdl
Aws Fpga
Official repository of the AWS EC2 FPGA Hardware and Software Development Kit
Stars: ✭ 1,091 (+1198.81%)
Mutual labels:  vhdl
Yafc
Yet Another Forth Core...
Stars: ✭ 68 (-19.05%)
Mutual labels:  vhdl
Vhdl
VHDL Samples
Stars: ✭ 40 (-52.38%)
Mutual labels:  vhdl
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+1139.29%)
Mutual labels:  vhdl
Sublime Vhdl
VHDL Package for Sublime Text
Stars: ✭ 58 (-30.95%)
Mutual labels:  vhdl
Ophidian
Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (-61.9%)
Mutual labels:  vhdl
Zynqbtc
A Bitcoin miner for the Zynq chip utilizing the Zedboard.
Stars: ✭ 74 (-11.9%)
Mutual labels:  vhdl
Spi Fpga
SPI master and slave for FPGA written in VHDL
Stars: ✭ 50 (-40.48%)
Mutual labels:  vhdl
J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (-23.81%)
Mutual labels:  vhdl
Scaffold
Donjon hardware tool for circuits security evaluation
Stars: ✭ 43 (-48.81%)
Mutual labels:  vhdl
Reonv
ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
Stars: ✭ 47 (-44.05%)
Mutual labels:  vhdl
Q27
27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
Stars: ✭ 60 (-28.57%)
Mutual labels:  vhdl
Hdmi2usb Numato Opsis Sample Code
Example code for the Numato Opsis board, the first HDMI2USB production board.
Stars: ✭ 40 (-52.38%)
Mutual labels:  vhdl
Digital Design Lab
Stars: ✭ 74 (-11.9%)
Mutual labels:  vhdl
Flearadio
Digital FM Radio Receiver for FPGA
Stars: ✭ 36 (-57.14%)
Mutual labels:  vhdl
Haddoc2
Caffe to VHDL
Stars: ✭ 57 (-32.14%)
Mutual labels:  vhdl
Pynq Dl
Xilinx Deep Learning IP
Stars: ✭ 84 (+0%)
Mutual labels:  vhdl
Simon speck ciphers
Implementations of the Simon and Speck Block Ciphers
Stars: ✭ 74 (-11.9%)
Mutual labels:  vhdl
Logi Projects
Stars: ✭ 63 (-25%)
Mutual labels:  vhdl
View All Similar Projects ➔

About

Expansion board for the Amiga A500 computer providing SDRAM, Secure Digital mass storage and Ethernet interface.

board

Features

  • Attaches to the Amiga A500 expansion bus
  • 8 MiB Fast RAM
    • Zero wait state
    • Always available to the system via Amiga AUTOCONFIG protocol
  • SPI controller
    • For interfacing with Secure Digital storage
  • 10/100Mbit Ethernet PHY

Hardware overview

hw-overview

FPGA

Xilinx Spartan-3AN is used for control logic. This FPGA device is equipped with an internal bitstream flash.

Bus transceivers

The Amiga computer uses 5V signalling while the FPGA and the other expansion board components operate at 3.3V. Signal level conversion and bus isolation is solved by using 5V-tolerant 3.3V drivers for signals between the computer to the expansion board.

Bus protocol

A500 expansion bus protocol is equivalent to the MC68000 processor bus protocol. The MC68000 bus control signals are sampled by the FPGA, synchronized, and bridged to an internal custom bus protocol with time-slots allocated to on-board peripherals.

Voltage regulators

3.3V and 1.2V are generated by on-board voltage regulators, powered by the expansion bus connector.

Clocking

A 50 MHz input clock is generated by the Ethernet PHY. This clock is synchronous with the PHY RMII signals. The FPGA logic and SDRAM operate at 133 MHz.

Status

  • Full support for the 8 MiB zero waitstate SDRAM is implemented.

  • AmigaOS AUTOCONFIG for device discovery implemented.

  • An SPI controller is implemented and is currently being used for developing an AmigaOS compliant disk controller driver with SCSI emulation.

  • An Ethernet MAC with DMA is still to be implemented.

  • Gerber files are readily available and can be sent to a PCB manufacturer for production. Refer to the schematic files for bill of materials (BOM).

Documentation

Details of the design is documented in the Technical description.

Schematic and layout files are available in the pcb directory. A PDF rendering of the schematic can be found in doc/schematic.pdf.

Tools

The following tools have been used in the development of hardware and HDL:

  • KiCad: schematic and PCB layout
  • GHDL: RTL simulation and testbenches
  • Xilinx ISE: Xilinx FPGA synthesis and layout

Authors

Martin Åberg - [email protected]

License

All schematics, PCB layout and VHDL code described in this document are released under the GNU General Public License.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].