danluu / Sega System For Fpga
FPGA Sega in Verilog, for Xilinx Virtex, circa 2002. Has an emulator thrown in, to simplify FPGA debugging.
Projects that are alternatives of or similar to Sega System For Fpga
Higan VerilogThis is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-42.62%)
Mutual labels: fpga, emulator
Gba4iosA fork of https://bitbucket.org/rileytestut/gba4ios
Stars: ✭ 46 (-24.59%)
Mutual labels: emulator
Emucybozu labs youth 7th
Stars: ✭ 51 (-16.39%)
Mutual labels: emulator
ChippyChip-8 emulator written in Go
Stars: ✭ 47 (-22.95%)
Mutual labels: emulator
ElectronA mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (-14.75%)
Mutual labels: fpga
Hrm CpuHuman Resource Machine - CPU Design #HRM
Stars: ✭ 43 (-29.51%)
Mutual labels: fpga
Halide HlsHLS branch of Halide
Stars: ✭ 59 (-3.28%)
Mutual labels: fpga
I8086.js16bit Intel 8086 / 80186 + X87 emulator written in TypeScript with REPL assembly compiler and tiny C compiler
Stars: ✭ 54 (-11.48%)
Mutual labels: emulator
Spi FpgaSPI master and slave for FPGA written in VHDL
Stars: ✭ 50 (-18.03%)
Mutual labels: fpga
WbscopeA wishbone controlled scope for FPGA's
Stars: ✭ 50 (-18.03%)
Mutual labels: fpga
PatboyGame Boy emulator written in C++ with SDL2, includes visual debugger.
Stars: ✭ 48 (-21.31%)
Mutual labels: emulator
RggenCode generation tool for configuration and status registers
Stars: ✭ 54 (-11.48%)
Mutual labels: fpga
Psf LoginserverEmulated PlanetSide 1 world and login server by the PSForever project.
Stars: ✭ 46 (-24.59%)
Mutual labels: emulator
ProjectdmgC# GameBoy Emulator
Stars: ✭ 57 (-6.56%)
Mutual labels: emulator
Fpga FftA highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
Stars: ✭ 45 (-26.23%)
Mutual labels: fpga
Ecp5 PcieMirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
Stars: ✭ 49 (-19.67%)
Mutual labels: fpga
Darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+1640.98%)
Mutual labels: fpga
ZxpolyZX-Poly platform info page and its emulator. It is a multi-CPU ZXSpectrum clone.
Stars: ✭ 60 (-1.64%)
Mutual labels: emulator
Haddoc2Caffe to VHDL
Stars: ✭ 57 (-6.56%)
Mutual labels: fpga
I found this zip file from many years ago on my old laptop that I was giving away; might as well throw it up on github in case anyone has a use for Sega in Verilog that's synthesizable. According to the timestamps, I was a teenager when I worked on this, so the quality of the code isn't that great. Also, as I recall, the display was something very specific to the weirdo board we had, where half of the SRAM address and data lines were multiplexed to drive a display.
The only bug I can recall was that in Double Dragon, the heads and torsos on some characters would be swapped, but that probably indicates that other games don't work perfectly, even if the bugs aren't as visually obvious.
The architecture is a simple six stage pipeline. The major difference between our design and a standard five stage pipeline is that we translate Z80 ops into RISC uops and execute them on a small RISC core. There's a one stage queue between the translation and the RISC front-end, because we can generate multiple RISC uops per Z80 op.
After looking more closely at this archive, it appears to be missing a few things. Not too surprising, considering my backup and archival practices as a teenager. I suspect I won't fill in the blanks any time soon; pull requests welcome, though.
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at
[email protected].
