All Projects → vladostan → Comparchitecture

vladostan / Comparchitecture

Verilog and MIPS simple programs

Labels

Projects that are alternatives of or similar to Comparchitecture

Galaksija
Galaksija computer for FPGA
Stars: ✭ 13 (-62.86%)
Mutual labels:  verilog
A500 8mb Fastram
8MB FastRAM Board for the Amiga 500 & Amiga 500+
Stars: ✭ 28 (-20%)
Mutual labels:  verilog
Clash Compiler
Haskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+2637.14%)
Mutual labels:  verilog
Pitchshifter
Change the pitch of your voice in real-time!
Stars: ✭ 15 (-57.14%)
Mutual labels:  verilog
99tsp
The 99 Traveling Salespeople Project
Stars: ✭ 21 (-40%)
Mutual labels:  verilog
Zbasic
A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
Stars: ✭ 27 (-22.86%)
Mutual labels:  verilog
G729 code
G.729 Encoder
Stars: ✭ 10 (-71.43%)
Mutual labels:  verilog
Vspi
Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter
Stars: ✭ 32 (-8.57%)
Mutual labels:  verilog
Pdfparser
Stars: ✭ 21 (-40%)
Mutual labels:  verilog
Icestudio
❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (+2637.14%)
Mutual labels:  verilog
Cs231n Project
CNN accelerator
Stars: ✭ 15 (-57.14%)
Mutual labels:  verilog
Verilog Osx
Barerbones OSX based Verilog simulation toolchain.
Stars: ✭ 21 (-40%)
Mutual labels:  verilog
Riscv Megaproject
A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones
Stars: ✭ 29 (-17.14%)
Mutual labels:  verilog
Arty Glitcher
FPGA-based glitcher for the Digilent Arty FPGA development board.
Stars: ✭ 14 (-60%)
Mutual labels:  verilog
Image Processing
Image Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-11.43%)
Mutual labels:  verilog
Ipxactexamplelib
Contains examples to start with Kactus2.
Stars: ✭ 12 (-65.71%)
Mutual labels:  verilog
Fpga Accelerator For Aes Lenet Vgg16
FPGA/AES/LeNet/VGG16
Stars: ✭ 28 (-20%)
Mutual labels:  verilog
Verilog Utils
native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches
Stars: ✭ 33 (-5.71%)
Mutual labels:  verilog
Ophidian
Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (-8.57%)
Mutual labels:  verilog
Iroha
Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
Stars: ✭ 30 (-14.29%)
Mutual labels:  verilog

comparchitecture

Verilog and MIPS simple programs

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].