kactus2 / Ipxactexamplelib
Licence: mit
Contains examples to start with Kactus2.
Stars: ✭ 12
Labels
Projects that are alternatives of or similar to Ipxactexamplelib
Aoocs
The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.
Stars: ✭ 23 (+91.67%)
Mutual labels: verilog
Four Color Theorem Maintenance
Fixed FCT proof for latest coq and ssreflect
Stars: ✭ 9 (-25%)
Mutual labels: verilog
Verilog Vga Controller
A very simple VGA controller written in verilog
Stars: ✭ 16 (+33.33%)
Mutual labels: verilog
Amiga2000 Gfxcard
MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog
Stars: ✭ 942 (+7750%)
Mutual labels: verilog
Oberwolfach Explorations
collaboration on work in progress
Stars: ✭ 10 (-16.67%)
Mutual labels: verilog
Fftdemo
A demonstration showing how several components can be compsed to build a simulated spectrogram
Stars: ✭ 23 (+91.67%)
Mutual labels: verilog
Wb sdram ctrl
SDRAM controller with multiple wishbone slave ports
Stars: ✭ 9 (-25%)
Mutual labels: verilog
Upduino Ov7670 Camera
Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module
Stars: ✭ 17 (+41.67%)
Mutual labels: verilog
Novena Afe Hs Fpga
High Speed Analog Front End FPGA Firmware for Novena PVT1
Stars: ✭ 8 (-33.33%)
Mutual labels: verilog
Sha512
Verilog implementation of the SHA-512 hash function.
Stars: ✭ 10 (-16.67%)
Mutual labels: verilog
Netlist Graph
Java library for parsing and manipulating graph representations of gate-level Verilog netlists
Stars: ✭ 7 (-41.67%)
Mutual labels: verilog
Ocpi
Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!
Stars: ✭ 24 (+100%)
Mutual labels: verilog
80211scrambler
Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.
Stars: ✭ 10 (-16.67%)
Mutual labels: verilog
Indirectly Indexed 2d Ternary Content Addressable Memory Tcam
Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)
Stars: ✭ 9 (-25%)
Mutual labels: verilog
ipxactexamplelib
Contains examples to get started with Kactus2. VLNV naming recommendation: http://funbase.cs.tut.fi/doc/Kactus2_vlnv.pdf See video tutorials at: https://www.youtube.com/user/Kactus2Tutorial
The IP-XACT documents for the plugin templates are listed in the following catalogs:
- Sample Generator: tut.fi:examples:SampleGenerator:1.0
- Sample Importer: tut.fi:examples:SampleImporter:1.0
- Sample Source Analyzer: tut.fi:examples:SampleSourceAnalyzer:1.0
The IP-XACT documents for the video tutorials are listed in the following catalogs:
- Getting Started: tut.fi:examples:GettingStarted:1.0
- Component Editor: tut.fi:examples:ComponentEditor:1.0
- Design Editor: tut.fi:examples:DesignEditor:1.0
- Verilog Generation: tut.fi:examples:VerilogGeneration:1.0
- Simulation Support: tut.fi:examples:SimulationSupport:1.0
- Bus Definition: tut.fi:examples:BusDefinition:1.0
- Memory Design: tut.fi:examples:MemoryDesign:1.0
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].