GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → clash-lang → Clash Compiler

clash-lang / Clash Compiler

Licence: other
Haskell to VHDL/Verilog/SystemVerilog compiler

Programming Languages

haskell
3896 projects

Labels

verilogfpgavhdlasic

Projects that are alternatives of or similar to Clash Compiler

xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-97.39%)
Mutual labels:  fpga, vhdl, verilog
Vunit
VUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (-54.28%)
Mutual labels:  fpga, vhdl, asic
SpinalCrypto
SpinalHDL - Cryptography libraries
Stars: ✭ 36 (-96.24%)
Mutual labels:  fpga, vhdl, verilog
fpga-docker
Tools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (-94.36%)
Mutual labels:  fpga, vhdl, verilog
Edalize
An abstraction library for interfacing EDA tools
Stars: ✭ 270 (-71.82%)
Mutual labels:  verilog, fpga, vhdl
SpinalDev
Docker Development Environment for SpinalHDL
Stars: ✭ 17 (-98.23%)
Mutual labels:  fpga, vhdl, verilog
getting-started
List of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-94.78%)
Mutual labels:  fpga, vhdl, verilog
Aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (-86.33%)
Mutual labels:  verilog, fpga, asic
intfftk
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (-95.51%)
Mutual labels:  fpga, vhdl, verilog
VGChips
Video Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (-91.02%)
Mutual labels:  asic, fpga, verilog
Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (-78.29%)
Mutual labels:  verilog, fpga, asic
Riscv
RISC-V CPU Core (RV32IM)
Stars: ✭ 272 (-71.61%)
Mutual labels:  verilog, fpga, asic
Tinytpu
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: ✭ 153 (-84.03%)
Mutual labels:  verilog, fpga, vhdl
vscode-terosHDL
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
Stars: ✭ 325 (-66.08%)
Mutual labels:  fpga, vhdl, verilog
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-84.45%)
Mutual labels:  verilog, fpga, asic
math
Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-98.43%)
Mutual labels:  fpga, vhdl, verilog
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-88.52%)
Mutual labels:  verilog, fpga, asic
Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-86.85%)
Mutual labels:  verilog, fpga, asic
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (-84.86%)
Mutual labels:  fpga, vhdl, verilog
Cores
Various HDL (Verilog) IP Cores
Stars: ✭ 271 (-71.71%)
Mutual labels:  verilog, fpga, asic
View All Similar Projects ➔

Clash - A functional hardware description language

Pipeline status Hackage Hackage Dependencies Documentation Status

Clash is a functional hardware description language that borrows both its syntax and semantics from the functional programming language Haskell. The Clash compiler transforms these high-level descriptions to low-level synthesizable VHDL, Verilog, or SystemVerilog.

Features of Clash:

  • Strongly typed, but with a very high degree of type inference, enabling both safe and fast prototyping using concise descriptions.

  • Interactive REPL: load your designs in an interpreter and easily test all your component without needing to setup a test bench.

  • Higher-order functions, with type inference, result in designs that are fully parametric by default.

  • Synchronous sequential circuit design based on streams of values, called Signals, lead to natural descriptions of feedback loops.

  • Support for multiple clock domains, with type safe clock domain crossing.

Community

Mailing list: for updates and questions join the mailing list [email protected] or read the forum

Slack: Invite yourself at fpchat-invite.herokuapp.com. To join #clash, click on "Channels" and search for "clash".

IRC: freenode#clash-lang

Get Clash

Check out clash-lang.org/install to install the latest stable release of Clash, or to setup a Clash project.

Get Clash from source

Get the source code using Git and enter the cloned directory:

git clone [email protected]:clash-lang/clash-compiler.git

# Alternatively, if you haven't setup SSH keys with GitHub:
# git clone https://github.com/clash-lang/clash-compiler.git

cd clash-compiler

To check out a released version, use:

git checkout v1.2.3

To checkout a release branch use:

git checkout 1.2

Note that release branches might contain non-released patches.

Cabal

To use Cabal you need both Cabal and GHC installed on your system. For Linux and MacOS users we recommend using ghcup. Windows users are recommended to use the Haskell Platform.

To run clash use:

cabal v2-run --write-ghc-environment-files=always -- clash

If this fails, make sure you've got an up-to-date package index:

cabal update

Stack

Install Stack and run:

stack run -- clash

Nix

Or use Nix to get a shell with the clash and clashi binaries on your PATH:

nix-shell

Related libraries and initiatives

  • Clash Protocols: experimental library for writing Clash circuits with bidirectional communication - such as AXI or Avalon.
  • Clash Starters: starter projects to quickly get you up and running.

Projects built with Clash

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].