GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → strigeus → Fpganes

strigeus / Fpganes

Licence: gpl-3.0
NES in Verilog

Labels

verilog

Projects that are alternatives of or similar to Fpganes

Fft Dit Fpga
Verilog module for calculation of FFT.
Stars: ✭ 104 (-12.61%)
Mutual labels:  verilog
Autofpga
A utility for Composing FPGA designs from Peripherals
Stars: ✭ 108 (-9.24%)
Mutual labels:  verilog
Vscale
Verilog version of Z-scale (deprecated)
Stars: ✭ 116 (-2.52%)
Mutual labels:  verilog
Hdl checker
Repurposing existing HDL tools to help writing better code
Stars: ✭ 103 (-13.45%)
Mutual labels:  verilog
Replace
RePlAce global placement tool
Stars: ✭ 109 (-8.4%)
Mutual labels:  verilog
Sv Tests
Test suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 108 (-9.24%)
Mutual labels:  verilog
Awesome Open Hardware Verification
A List of Free and Open Source Hardware Verification Tools and Frameworks
Stars: ✭ 103 (-13.45%)
Mutual labels:  verilog
Svls
SystemVerilog language server
Stars: ✭ 119 (+0%)
Mutual labels:  verilog
Single instruction cycle openmips
通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
Stars: ✭ 108 (-9.24%)
Mutual labels:  verilog
Vm80a
i8080 precise replica in Verilog, based on reverse engineering of real die
Stars: ✭ 114 (-4.2%)
Mutual labels:  verilog
Dreamcasthdmi
Dreamcast HDMI
Stars: ✭ 106 (-10.92%)
Mutual labels:  verilog
A2o
Stars: ✭ 107 (-10.08%)
Mutual labels:  verilog
Raven Picorv32
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
Stars: ✭ 110 (-7.56%)
Mutual labels:  verilog
Archexp
浙江大学计算机体系结构课程实验
Stars: ✭ 104 (-12.61%)
Mutual labels:  verilog
Connectal
Connectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-1.68%)
Mutual labels:  verilog
Icegdrom
An FPGA based GDROM emulator for the Sega Dreamcast
Stars: ✭ 103 (-13.45%)
Mutual labels:  verilog
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-7.56%)
Mutual labels:  verilog
Vscode Verilog Hdl Support
Verilog HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code
Stars: ✭ 120 (+0.84%)
Mutual labels:  verilog
Surelog
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.
Stars: ✭ 116 (-2.52%)
Mutual labels:  verilog
Orpsoc Cores
Core description files for FuseSoC
Stars: ✭ 112 (-5.88%)
Mutual labels:  verilog
View All Similar Projects ➔

fpganes

This is the source code for my FPGA NES.

It's designed to run on the Nexys4 board and built with Xilinx ISE.

Use "loader" to download ROMS to it over the built-in UART.

"loader" also transmits joypad commands from my USB joypad to the FPGA across UART.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].