openrisc / Orpsoc Cores
Core description files for FuseSoC
Stars: ✭ 112
Labels
Projects that are alternatives of or similar to Orpsoc Cores
Single instruction cycle openmips
通过学习《自己动手写CPU》,将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS(五级流水线结构),简化成单指令周期实现的处理器
Stars: ✭ 108 (-3.57%)
Mutual labels: verilog
Spatial Lang
Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
Stars: ✭ 99 (-11.61%)
Mutual labels: verilog
Icegdrom
An FPGA based GDROM emulator for the Sega Dreamcast
Stars: ✭ 103 (-8.04%)
Mutual labels: verilog
Sv Tests
Test suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 108 (-3.57%)
Mutual labels: verilog
Awesome Open Hardware Verification
A List of Free and Open Source Hardware Verification Tools and Frameworks
Stars: ✭ 103 (-8.04%)
Mutual labels: verilog
Hardware Cnn
A convolutional neural network implemented in hardware (verilog)
Stars: ✭ 107 (-4.46%)
Mutual labels: verilog
Autofpga
A utility for Composing FPGA designs from Peripherals
Stars: ✭ 108 (-3.57%)
Mutual labels: verilog
Kamikaze
Light-weight RISC-V RV32IMC microcontroller core.
Stars: ✭ 94 (-16.07%)
Mutual labels: verilog
Hdl checker
Repurposing existing HDL tools to help writing better code
Stars: ✭ 103 (-8.04%)
Mutual labels: verilog
Raven Picorv32
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
Stars: ✭ 110 (-1.79%)
Mutual labels: verilog
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-1.79%)
Mutual labels: verilog
orpsoc-cores
Core description files for FuseSoC
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].