ucb-bar / Vscale
Licence: other
Verilog version of Z-scale (deprecated)
Stars: ✭ 116
Labels
Projects that are alternatives of or similar to Vscale
Spatial Lang
Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
Stars: ✭ 99 (-14.66%)
Mutual labels: verilog
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-5.17%)
Mutual labels: verilog
Hdl checker
Repurposing existing HDL tools to help writing better code
Stars: ✭ 103 (-11.21%)
Mutual labels: verilog
Autofpga
A utility for Composing FPGA designs from Peripherals
Stars: ✭ 108 (-6.9%)
Mutual labels: verilog
Awesome Open Hardware Verification
A List of Free and Open Source Hardware Verification Tools and Frameworks
Stars: ✭ 103 (-11.21%)
Mutual labels: verilog
Sv Tests
Test suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 108 (-6.9%)
Mutual labels: verilog
Hardware Cnn
A convolutional neural network implemented in hardware (verilog)
Stars: ✭ 107 (-7.76%)
Mutual labels: verilog
Vm80a
i8080 precise replica in Verilog, based on reverse engineering of real die
Stars: ✭ 114 (-1.72%)
Mutual labels: verilog
Raven Picorv32
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
Stars: ✭ 110 (-5.17%)
Mutual labels: verilog
Single instruction cycle openmips
通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
Stars: ✭ 108 (-6.9%)
Mutual labels: verilog
vScale is currently deprecated.
The implementation has not tracked changes to the RISC-V spec.
vscale
In order to build and test vscale using the supplied makefile, Synopsys VCS must be installed and on the path.
git clone [email protected]:ucb-bar/vscale.git
cd vscale
make
make run-asm-tests
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].