All Projects → swetland → gateware

swetland / gateware

Licence: other
A collection of little open source FPGA hobby projects

Programming Languages

SystemVerilog
227 projects
c
50402 projects - #5 most used programming language
C++
36643 projects - #6 most used programming language
Verilog
626 projects
Makefile
30231 projects
Coq
218 projects

Projects that are alternatives of or similar to gateware

kianRiscV
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+339.47%)
Mutual labels:  fpga, ice40, ecp5
my hdmi device
New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi standard. Supports DDR and SRD tranfser!
Stars: ✭ 66 (+73.68%)
Mutual labels:  ice40, ecp5
naps
An experiment for building gateware for the axiom micro / beta using nmigen and yosys
Stars: ✭ 28 (-26.32%)
Mutual labels:  fpga, gateware
icestick-lpc-tpm-sniffer
FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit
Stars: ✭ 41 (+7.89%)
Mutual labels:  fpga, ice40
iceskate
A low cost FPGA development board for absolute newbies
Stars: ✭ 15 (-60.53%)
Mutual labels:  fpga, ice40
cariboulite
CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR
Stars: ✭ 785 (+1965.79%)
Mutual labels:  fpga, ice40
verifla
Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
Stars: ✭ 21 (-44.74%)
Mutual labels:  fpga, ice40
shapool-core
FPGA core for SHA256d mining targeting Lattice iCE40 devices.
Stars: ✭ 19 (-50%)
Mutual labels:  fpga, ice40
gateware-ts
Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
Stars: ✭ 83 (+118.42%)
Mutual labels:  fpga, gateware
spu32
Small Processing Unit 32: A compact RV32I CPU written in Verilog
Stars: ✭ 51 (+34.21%)
Mutual labels:  fpga, ice40
icebreaker-amaranth-examples
This repository contains iCEBreaker examples for Amaranth HDL.
Stars: ✭ 26 (-31.58%)
Mutual labels:  fpga, gateware
e-verest
EVEREST: e-Versatile Research Stick for peoples
Stars: ✭ 21 (-44.74%)
Mutual labels:  fpga, ecp5
pergola
Low-cost ECP5 FPGA development board
Stars: ✭ 64 (+68.42%)
Mutual labels:  fpga, ecp5
icefloorplan
iCE40 floorplan viewer
Stars: ✭ 22 (-42.11%)
Mutual labels:  fpga, ice40
no2muacm
Drop In USB CDC ACM core for iCE40 FPGA
Stars: ✭ 26 (-31.58%)
Mutual labels:  fpga, ice40
risc8
Mostly AVR compatible FPGA soft-core
Stars: ✭ 19 (-50%)
Mutual labels:  fpga, ice40
PandA-bambu
PandA-bambu public repository
Stars: ✭ 129 (+239.47%)
Mutual labels:  fpga
adat-usb2-audio-interface
FPGA based USB 2.0 high speed audio interface featuring multiple optical ADAT inputs and outputs
Stars: ✭ 68 (+78.95%)
Mutual labels:  fpga
FPGA RealTime and Static Sobel Edge Detection
Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images
Stars: ✭ 14 (-63.16%)
Mutual labels:  fpga
ACCL
Accelerated Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
Stars: ✭ 28 (-26.32%)
Mutual labels:  fpga
This is a collection of little open source FPGA hobby projects
--------------------------------------------------------------

The build system can target nextpnr-ice40, nextpnr-ecp5, (Lattice
ICE40 and ECP5 family parts), verilator (simulation), and vivado
(Xilinx parts).

Projects are defined in project/*.def and all buildable projects
can be listed with "make" and built with "make <projectname>" or
"make all"

Final build products are deposited in out/... and intermediate
build products, logs, and so on, in out/-nextpnr-/{projectname}/...,
out/-vsim-/{projectname}/..., etc.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].