All Projects → jkiv → shapool-core

jkiv / shapool-core

Licence: BSD-3-Clause License
FPGA core for SHA256d mining targeting Lattice iCE40 devices.

Programming Languages

Verilog
626 projects
c
50402 projects - #5 most used programming language
python
139335 projects - #7 most used programming language
Makefile
30231 projects
shell
77523 projects
SystemVerilog
227 projects

Projects that are alternatives of or similar to shapool-core

spu32
Small Processing Unit 32: A compact RV32I CPU written in Verilog
Stars: ✭ 51 (+168.42%)
Mutual labels:  fpga, verilog, icestorm, ice40
verifla
Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
Stars: ✭ 21 (+10.53%)
Mutual labels:  fpga, verilog, icestorm, ice40
iceskate
A low cost FPGA development board for absolute newbies
Stars: ✭ 15 (-21.05%)
Mutual labels:  fpga, icestorm, ice40
kianRiscV
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+778.95%)
Mutual labels:  fpga, verilog, ice40
cariboulite
CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR
Stars: ✭ 785 (+4031.58%)
Mutual labels:  fpga, icestorm, ice40
platform-lattice ice40
Lattice iCE40: development platform for PlatformIO
Stars: ✭ 34 (+78.95%)
Mutual labels:  fpga, verilog, icestorm
FPGA RealTime and Static Sobel Edge Detection
Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images
Stars: ✭ 14 (-26.32%)
Mutual labels:  fpga, verilog
EDSAC
FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope
Stars: ✭ 28 (+47.37%)
Mutual labels:  fpga, verilog
wbi2c
Wishbone controlled I2C controllers
Stars: ✭ 25 (+31.58%)
Mutual labels:  fpga, verilog
icestick-lpc-tpm-sniffer
FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit
Stars: ✭ 41 (+115.79%)
Mutual labels:  fpga, ice40
fpga-nn
NN on FPGA
Stars: ✭ 16 (-15.79%)
Mutual labels:  fpga, verilog
risc8
Mostly AVR compatible FPGA soft-core
Stars: ✭ 19 (+0%)
Mutual labels:  fpga, ice40
math
Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-21.05%)
Mutual labels:  fpga, verilog
yarvi
Yet Another RISC-V Implementation
Stars: ✭ 59 (+210.53%)
Mutual labels:  fpga, verilog
ice-chips-verilog
IceChips is a library of all common discrete logic devices in Verilog
Stars: ✭ 78 (+310.53%)
Mutual labels:  fpga, icestorm
ZYNQ-NVDLA
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
Stars: ✭ 144 (+657.89%)
Mutual labels:  fpga, verilog
FpOC
FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor.
Stars: ✭ 138 (+626.32%)
Mutual labels:  fpga, verilog
karuta
Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.
Stars: ✭ 89 (+368.42%)
Mutual labels:  fpga, verilog
eddr3
mirror of https://git.elphel.com/Elphel/eddr3
Stars: ✭ 33 (+73.68%)
Mutual labels:  fpga, verilog
usbcorev
A full-speed device-side USB peripheral core written in Verilog.
Stars: ✭ 135 (+610.53%)
Mutual labels:  fpga, verilog

shapool-core

shapool-core is an FPGA core for SHA256d mining (e.g. BTC) for use with Lattice Semiconductor iCE40 devices using the open-source Project IceStorm toolchain.

The purpose of this project is to evaluate the iCE40 devices for mining and produce a hobbyist/DIY low power FPGA SHA256d miner.

This project aims to support multiple targets including

(Support for ECP5 boards using the Project Trellis open-source toolchain is planned as well.)

Support

Please consider supporting this project and others like it by donating:

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].