All Projects → jjyr → jonesforth_riscv

jjyr / jonesforth_riscv

Licence: other
Jonesforth RISC-V port.

Programming Languages

assembly
5116 projects
Makefile
30231 projects

Projects that are alternatives of or similar to jonesforth riscv

Rocket Chip
Rocket Chip Generator
Stars: ✭ 2,079 (+4058%)
Mutual labels:  riscv
tree-core-ide
The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
Stars: ✭ 79 (+58%)
Mutual labels:  riscv
serval-sosp19
This repo contains the artifact for our SOSP'19 paper on Serval
Stars: ✭ 26 (-48%)
Mutual labels:  riscv
Riscv Fs
F# RISC-V Instruction Set formal specification
Stars: ✭ 173 (+246%)
Mutual labels:  riscv
platform-shakti
Shakti: development platform for PlatformIO
Stars: ✭ 26 (-48%)
Mutual labels:  riscv
freedom-u-sdk
Freedom U Software Development Kit (FUSDK)
Stars: ✭ 246 (+392%)
Mutual labels:  riscv
Rvemu For Book
Reference implementation for the book "Writing a RISC-V Emulator in Rust".
Stars: ✭ 141 (+182%)
Mutual labels:  riscv
sdfirm
Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.
Stars: ✭ 2 (-96%)
Mutual labels:  riscv
kianRiscV
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+234%)
Mutual labels:  riscv
tree-core-cpu
A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
Stars: ✭ 22 (-56%)
Mutual labels:  riscv
Ppci
A compiler for ARM, X86, MSP430, xtensa and more implemented in pure Python
Stars: ✭ 210 (+320%)
Mutual labels:  riscv
Riscv Mini
Simple RISC-V 3-stage Pipeline in Chisel
Stars: ✭ 221 (+342%)
Mutual labels:  riscv
supervisor-rv
计算机组成原理课程 RISC-V 监控程序,支持 32 位和 64 位
Stars: ✭ 93 (+86%)
Mutual labels:  riscv
Dana
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
Stars: ✭ 160 (+220%)
Mutual labels:  riscv
SaxonSoc
SoC based on VexRiscv and ICE40 UP5K
Stars: ✭ 112 (+124%)
Mutual labels:  riscv
Riscv Card
An unofficial reference sheet for RISC-V.
Stars: ✭ 140 (+180%)
Mutual labels:  riscv
bl602-pac
Embedded Rust's Peripheral Access Crate for BL602 microcontrollers
Stars: ✭ 16 (-68%)
Mutual labels:  riscv
Onyx
UNIX-like operating system written in C and C++
Stars: ✭ 52 (+4%)
Mutual labels:  riscv
blflash
bl602 serial flasher
Stars: ✭ 41 (-18%)
Mutual labels:  riscv
riscv-meta
RISC-V Instruction Set Metadata
Stars: ✭ 33 (-34%)
Mutual labels:  riscv

Jonesforth RISC-V

RISC-V 64 implementation of Jones forth.

The code is based on Richard WM Jones's excellent literate x86 assembly implementation of Forth, more on which here: http://rwmj.wordpress.com/2010/08/07/jonesforth-git-repository/

The x86 version source code is copied from a mirror repo: https://github.com/nornagon/jonesforth

The RISC-V version is rewritten by JJy, mostly modification is in the jonesforth.S file.

The RISC-V version jonesforth is using RV64 instructions, so the WORD size and alignment is 8 bytes.

Run

Run Qemu VM:

  1. Start qemu RISC-V VM: make qemu - will outputs lots out logs, wait until complete the boot.
  2. Push files to qemu VM: make push-remote - the files are under /jonesforth.
  3. Connect to RISC-V VM: make ssh.

The docker image is very large, you can build it locally if you can't download it from server https://github.com/jjyr/docker-riscv-qemu-fedora

Compile & Run:

  1. Compile make.
  2. Start REPL: make run.
  3. Run all tests: make test

We haven't passed all tests yet: issue #1

RISC-V references

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].