All Projects → microdynamics-cpu → tree-core-ide

microdynamics-cpu / tree-core-ide

Licence: GPL-3.0 license
The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.

Programming Languages

javascript
184084 projects - #8 most used programming language
Vue
7211 projects
HTML
75241 projects

Projects that are alternatives of or similar to tree-core-ide

Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+1244.3%)
Mutual labels:  processor, riscv, verilog
Quasar
Quasar 2.0: Chisel equivalent of SweRV-EL2
Stars: ✭ 19 (-75.95%)
Mutual labels:  processor, riscv, chisel3
Icestudio
❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (+1112.66%)
Mutual labels:  ide, verilog
tree-core-cpu
A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
Stars: ✭ 22 (-72.15%)
Mutual labels:  processor, riscv
Riscv Rust
RISC-V processor emulator written in Rust+WASM
Stars: ✭ 253 (+220.25%)
Mutual labels:  processor, riscv
Rars
RARS -- RISC-V Assembler and Runtime Simulator
Stars: ✭ 413 (+422.78%)
Mutual labels:  ide, riscv
Platformio Atom Ide
PlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (+501.27%)
Mutual labels:  ide, verilog
arv
ARV: Asynchronous RISC-V Go High-level Functional Model
Stars: ✭ 18 (-77.22%)
Mutual labels:  processor, riscv
Scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+397.47%)
Mutual labels:  riscv, verilog
Microwatt
A tiny Open POWER ISA softcore written in VHDL 2008
Stars: ✭ 383 (+384.81%)
Mutual labels:  processor, verilog
Cores Swerv
SweRV EH1 core
Stars: ✭ 406 (+413.92%)
Mutual labels:  processor, riscv
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-2.53%)
Mutual labels:  riscv, verilog
Fpga101 Workshop
FPGA 101 - Workshop materials
Stars: ✭ 54 (-31.65%)
Mutual labels:  riscv, verilog
Platformio Core
PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+6911.39%)
Mutual labels:  ide, verilog
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+1217.72%)
Mutual labels:  riscv, verilog
Neorv32
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+34.18%)
Mutual labels:  processor, riscv
KyogenRV
The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
Stars: ✭ 37 (-53.16%)
Mutual labels:  riscv, chisel3
YatCPU-docs
Documentatin for YatCPU
Stars: ✭ 15 (-81.01%)
Mutual labels:  riscv, chisel3
Openpiton
The OpenPiton Platform
Stars: ✭ 282 (+256.96%)
Mutual labels:  processor, verilog
Cores Swerv El2
SweRV EL2 Core
Stars: ✭ 79 (+0%)
Mutual labels:  processor, riscv

TreeCore IDE

TreeCore IDE

A VSCode-based HDL extension.

license version build

we are developing a series of easy-to-learn RISC-V processors and related VSCode-based IDE called TreeCore with rich, detailed and interactive online tutorials, which is friendly to the beginners. The VSCode-based IDE integrates code analysis, wave simulation functions and can automatically find and assemble a specific toolchains, IP cores and library dependencies from cloud server to develop processors or applications.

Features

  1. complete language support for verilog, vhdl, chisel and spinalHDL.
  2. Modern UI
  3. Light, out-of-the-box feature
  4. GPU accelerated for fast real-time rendering
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].