GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → michaeljclark → riscv-meta

michaeljclark / riscv-meta

Licence: other
RISC-V Instruction Set Metadata

Labels

metadatariscvriscrisc-v

Projects that are alternatives of or similar to riscv-meta

platform-shakti
Shakti: development platform for PlatformIO
Stars: ✭ 26 (-21.21%)
Mutual labels:  riscv, risc, risc-v
Rars
RARS -- RISC-V Assembler and Runtime Simulator
Stars: ✭ 413 (+1151.52%)
Mutual labels:  riscv, risc-v
Cores Swerv
SweRV EH1 core
Stars: ✭ 406 (+1130.3%)
Mutual labels:  riscv, risc-v
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+133.33%)
Mutual labels:  riscv, risc-v
Lbforth
Self-hosting metacompiled Forth, bootstrapping from a few lines of C; targets Linux, Windows, ARM, RISC-V, 68000, PDP-11, asm.js.
Stars: ✭ 293 (+787.88%)
Mutual labels:  riscv, risc-v
Jupiter
RISC-V Assembler and Runtime Simulator
Stars: ✭ 326 (+887.88%)
Mutual labels:  riscv, risc-v
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+3118.18%)
Mutual labels:  riscv, risc-v
NMSIS
Nuclei Microcontroller Software Interface Standard Development Repo
Stars: ✭ 24 (-27.27%)
Mutual labels:  riscv, risc-v
Neorv32
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+221.21%)
Mutual labels:  riscv, risc-v
Meta Riscv
OpenEmbedded/Yocto layer for RISC-V Architecture
Stars: ✭ 114 (+245.45%)
Mutual labels:  riscv, risc-v
Diosix
A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
Stars: ✭ 116 (+251.52%)
Mutual labels:  riscv, risc-v
Shecc
A self-hosting and educational C compiler
Stars: ✭ 286 (+766.67%)
Mutual labels:  riscv, risc-v
Maxine Vm
Maxine VM: A meta-circular research VM
Stars: ✭ 274 (+730.3%)
Mutual labels:  riscv, risc-v
Scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+1090.91%)
Mutual labels:  riscv, risc-v
Riscv Rust
RISC-V processor emulator written in Rust+WASM
Stars: ✭ 253 (+666.67%)
Mutual labels:  riscv, risc-v
Chipyard
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Stars: ✭ 436 (+1221.21%)
Mutual labels:  riscv, risc-v
hero-sdk
⛔ DEPRECATED ⛔ HERO Software Development Kit
Stars: ✭ 21 (-36.36%)
Mutual labels:  riscv, risc-v
bx-docker
Tutorial on how to build Docker Images for the IAR Build Tools on Linux hosts. The IAR Build Tools on Linux are available for Arm, RISC-V and Renesas (RH850, RL78 and RX).
Stars: ✭ 28 (-15.15%)
Mutual labels:  riscv, risc-v
Cores Swerv El2
SweRV EL2 Core
Stars: ✭ 79 (+139.39%)
Mutual labels:  riscv, risc-v
Riscv Fs
F# RISC-V Instruction Set formal specification
Stars: ✭ 173 (+424.24%)
Mutual labels:  riscv, risc-v
View All Similar Projects ➔

RISC-V Metadata

This directory contains metadata for the RISC-V Instruction Set

File Description
codecs Instruction encodings
compression Compressed instruction
constraints Constraint definitions
csrs Control and status registers
csr-fields Control and status register fields
enums Enumerated types
extensions Instruction set extensions
formats Disassembly formats
opcodes Opcode encoding information
opcode-classes Instruction classes
opcode-descriptions Instruction descriptions
opcode-fullnames Instruction full names
opcode-majors Major opcodes
opcode-pseudocode-c Instruction pseudo code (C)
opcode-pseudocode-alt Instruction pseudo code (Alternative)
operands Operand bit encodings
pseudos Pseudo instructions
registers Registers ABI definitions
types Instruction types

riscv-meta is derived from riscv-opcodes

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].