GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → standardsemiconductor → Lion

standardsemiconductor / Lion

Licence: bsd-3-clause
Where Lions Roam: RISC-V on the VELDT

Programming Languages

haskell
3896 projects

Labels

risc-v

Projects that are alternatives of or similar to Lion

Vulcan
RISC-V Instruction Set Simulator (Built for education).
Stars: ✭ 80 (-59.8%)
Mutual labels:  risc-v
Meta Riscv
OpenEmbedded/Yocto layer for RISC-V Architecture
Stars: ✭ 114 (-42.71%)
Mutual labels:  risc-v
Platform Gd32v
GD32V: development platform for PlatformIO
Stars: ✭ 142 (-28.64%)
Mutual labels:  risc-v
Icestation 32
Compact FPGA game console
Stars: ✭ 93 (-53.27%)
Mutual labels:  risc-v
Neorv32
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (-46.73%)
Mutual labels:  risc-v
Awesome Cpus
All CPU and MCU documentation in one place
Stars: ✭ 1,602 (+705.03%)
Mutual labels:  risc-v
Marss Riscv
TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
Stars: ✭ 71 (-64.32%)
Mutual labels:  risc-v
Riscv Fs
F# RISC-V Instruction Set formal specification
Stars: ✭ 173 (-13.07%)
Mutual labels:  risc-v
Venus
RISC-V instruction set simulator built for education
Stars: ✭ 109 (-45.23%)
Mutual labels:  risc-v
E200 opensource
This repository hosts the project for open-source hummingbird E203 RISC processor Core.
Stars: ✭ 1,909 (+859.3%)
Mutual labels:  risc-v
Bl iot sdk
BL602 SDK. Any technical topic, please access the following link.
Stars: ✭ 96 (-51.76%)
Mutual labels:  risc-v
Riscboy
Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink
Stars: ✭ 103 (-48.24%)
Mutual labels:  risc-v
Libriscv
C++17 RISC-V RV32GC / RV64GC userspace emulator library
Stars: ✭ 124 (-37.69%)
Mutual labels:  risc-v
Cores Swerv El2
SweRV EL2 Core
Stars: ✭ 79 (-60.3%)
Mutual labels:  risc-v
Core Os Riscv
🖥️ An xv6-like operating system on RISC-V with multi-core support. Documentation available online.
Stars: ✭ 144 (-27.64%)
Mutual labels:  risc-v
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-61.31%)
Mutual labels:  risc-v
Diosix
A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
Stars: ✭ 116 (-41.71%)
Mutual labels:  risc-v
Potato
A simple RISC-V processor for use in FPGA designs.
Stars: ✭ 181 (-9.05%)
Mutual labels:  risc-v
Rv12
RISC-V CPU Core
Stars: ✭ 162 (-18.59%)
Mutual labels:  risc-v
Tang e203 mini
LicheeTang 蜂鸟E203 Core
Stars: ✭ 135 (-32.16%)
Mutual labels:  risc-v
View All Similar Projects ➔

Where Lions Roam: RISC-V on the VELDT

Haskell CI Hackage Hackage Dependencies

Lion is a formally verified, 5-stage pipeline RISC-V core. Lion targets the VELDT FPGA development board and is written in Haskell using Clash.

This repository contains four parts:

  1. The Lion library: a pipelined RISC-V core.
  2. lion-formal: formally verify the core using riscv-formal.
  3. lion-soc: a System-on-Chip demonstrating usage of the Lion core on the VELDT.
  4. lion-metric: Observe Yosys synthesis metrics on the Lion Core.

Lion library

Usage:

  1. Add lion to build depends section of Cabal file
  2. import module in source files import Lion.Core

When connecting the core to memory and peripherals, ensure single cycle latency.

Clone the repository

  1. git clone https://github.com/standardsemiconductor/lion.git
  2. cd lion
  3. git submodule update --init

Features

Current Support

  • Architecture: RV32I (no FENCE, ECALL, EBREAK)
  • Configurable ALU adder and subtractor: use a generic (+) and (-) or SB_MAC16 hard IP

Future Support

All features will be added in a configurable manner extending the base RV32I configuration noted above

  • Zicsr, Control and Status Register (CSR) Instructions
  • CSR registers
  • RV32IM

Check out the Lion Development project to see which features are in progress.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].