GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → stanford-ppl → Spatial Lang

stanford-ppl / Spatial Lang

Licence: mit
Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"

Labels

verilog

Projects that are alternatives of or similar to Spatial Lang

Homotopy
Homotopy theory in Coq.
Stars: ✭ 79 (-20.2%)
Mutual labels:  verilog
Ivtest
Regression test suite for Icarus Verilog.
Stars: ✭ 90 (-9.09%)
Mutual labels:  verilog
Mips32 Cpu
奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）
Stars: ✭ 94 (-5.05%)
Mutual labels:  verilog
Ponylink
A single-wire bi-directional chip-to-chip interface for FPGAs
Stars: ✭ 80 (-19.19%)
Mutual labels:  verilog
Hoodlum
A nicer HDL.
Stars: ✭ 88 (-11.11%)
Mutual labels:  verilog
Fpga Cnn
FPGA implementation of Cellular Neural Network (CNN)
Stars: ✭ 91 (-8.08%)
Mutual labels:  verilog
Toooba
RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
Stars: ✭ 79 (-20.2%)
Mutual labels:  verilog
Nyuziprocessor
GPGPU microprocessor architecture
Stars: ✭ 1,351 (+1264.65%)
Mutual labels:  verilog
Oldland Cpu
Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
Stars: ✭ 90 (-9.09%)
Mutual labels:  verilog
Radioberry 2.x
Ham Radio hat for Raspberry PI
Stars: ✭ 92 (-7.07%)
Mutual labels:  verilog
Vsdflow
VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic.
Stars: ✭ 82 (-17.17%)
Mutual labels:  verilog
Wujian100 open
IC design and development should be faster，simpler and more reliable
Stars: ✭ 1,252 (+1164.65%)
Mutual labels:  verilog
Cores Swervolf
FuseSoC-based SoC for SweRV EH1
Stars: ✭ 92 (-7.07%)
Mutual labels:  verilog
Cpu
A very primitive but hopefully self-educational CPU in Verilog
Stars: ✭ 80 (-19.19%)
Mutual labels:  verilog
Vgasim
A Video display simulator
Stars: ✭ 94 (-5.05%)
Mutual labels:  verilog
C65gs
FPGA-based C64 Accelerator / C65 like computer
Stars: ✭ 79 (-20.2%)
Mutual labels:  verilog
Lpc sniffer tpm
A low pin count sniffer for ICEStick - targeting TPM chips
Stars: ✭ 91 (-8.08%)
Mutual labels:  verilog
Panologic G2
Pano Logic G2 Reverse Engineering Project
Stars: ✭ 99 (+0%)
Mutual labels:  verilog
Kamikaze
Light-weight RISC-V RV32IMC microcontroller core.
Stars: ✭ 94 (-5.05%)
Mutual labels:  verilog
Icestation 32
Compact FPGA game console
Stars: ✭ 93 (-6.06%)
Mutual labels:  verilog
View All Similar Projects ➔

*** WARNING! ***

This repo (stanford-ppl/spatial-lang) has been deprecated.
Please use stanford-ppl/spatial, unless if you know what you are doing and actually intend to use the deprecated version of the language

Spatial

Spatial is an Argon DSL for programming reconfigurable hardware from a parameterized, high level abstraction.

Getting Started

It is recommended that you use the spatial-quickstart to get started with Spatial.

However, if you intend to build from source, then you are in the right place. Run the following (bash) commands to clone and update the spatial-lang repository:

    $ git clone https://github.com/stanford-ppl/spatial-lang.git
    $ cd spatial-lang
    $ git submodule update --init

This will pull Spatial's submodules argon, apps, and scala-virtualized.

You may need to export your JAVA_HOME environment variable to point to your Java installation (usually /usr/bin)

You are now ready to compile the language. Run the following:

    $ sbt compile

A good habit would be to pull from these repositories often and run sbt compile in your spatial-lang directory.

Links

Branch Statuses

Zynq Regression

ZCU Regression

Arria10 Regression

AWS (Synth Only) Regression

"what's running" is unavailable

Release Flow Functionality

Last Update Templates + SBT Scala Backend Chisel Backend
Master timestamp unavailable Build Status Build Status Build Status
Pre-master timestamp unavailable Build Status Build Status Build Status
SyncMem timestamp unavailable Build Status Build Status Build Status
Retime timestamp unavailable Build Status Build Status Build Status

Work Branches Functionality

Last Update Templates + SBT Scala Backend Chisel Backend
Develop timestamp unavailable Build Status Build Status Build Status
FPGA timestamp unavailable Build Status Build Status Build Status
Compile timestamp unavailable Build Status Build Status Build Status
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].