rgwan / Kamikaze
Light-weight RISC-V RV32IMC microcontroller core.
Stars: ✭ 94
Labels
Projects that are alternatives of or similar to Kamikaze
Wujian100 open
IC design and development should be faster,simpler and more reliable
Stars: ✭ 1,252 (+1231.91%)
Mutual labels: verilog
Vsdflow
VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic.
Stars: ✭ 82 (-12.77%)
Mutual labels: verilog
Oldland Cpu
Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
Stars: ✭ 90 (-4.26%)
Mutual labels: verilog
Fpga Cnn
FPGA implementation of Cellular Neural Network (CNN)
Stars: ✭ 91 (-3.19%)
Mutual labels: verilog
Ponylink
A single-wire bi-directional chip-to-chip interface for FPGAs
Stars: ✭ 80 (-14.89%)
Mutual labels: verilog
Toooba
RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
Stars: ✭ 79 (-15.96%)
Mutual labels: verilog
Lpc sniffer tpm
A low pin count sniffer for ICEStick - targeting TPM chips
Stars: ✭ 91 (-3.19%)
Mutual labels: verilog
#Kamikaze:
Light-weight RV32IMC core for FPGA or ASIC.
Description:
It realized a RISC-V 32bit core by 4-stage pipeline. It aims to replace Cortex-M3.
Currently is not usable, working in progress.
Goals:
RISC-V RV32IMC instruction set compatible.
I will add some instruction to enhance it's performance, if I have enough time working on it.
Harvard architecture which features I-bus and D-bus.
Small footprint for small FPGA or ASIC.
AHB-Lite or AXI bus wrapper.
Debug supported. The debug register will mapped on MMIO(APB interface), and support debug externally from special UART.
Authors:
Zhiyuan Wan
License:
MIT
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].