GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → pulp-platform → pulp_soc

pulp-platform / pulp_soc

Licence: other
pulp_soc is the core building component of PULP based SoCs

Programming Languages

SystemVerilog
227 projects

Labels

riscvpulp

Projects that are alternatives of or similar to pulp soc

hero-sdk
⛔ DEPRECATED ⛔ HERO Software Development Kit
Stars: ✭ 21 (-51.16%)
Mutual labels:  riscv, pulp
fedar-f1-rv64im
5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.
Stars: ✭ 131 (+204.65%)
Mutual labels:  riscv
riscv-meta
RISC-V Instruction Set Metadata
Stars: ✭ 33 (-23.26%)
Mutual labels:  riscv
pspin
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
Stars: ✭ 52 (+20.93%)
Mutual labels:  pulp
flipy
A Python linear programming interface library
Stars: ✭ 23 (-46.51%)
Mutual labels:  pulp
nuclei-sdk
Nuclei RISC-V Software Development Kit
Stars: ✭ 65 (+51.16%)
Mutual labels:  riscv
pulp-operator
Kubernetes Operator for Pulp 3. Under active development.
Stars: ✭ 32 (-25.58%)
Mutual labels:  pulp
sedna
Sedna - a pure Java RISC-V emulator.
Stars: ✭ 52 (+20.93%)
Mutual labels:  riscv
tornado-os
异步内核就像风一样快！
Stars: ✭ 264 (+513.95%)
Mutual labels:  riscv
Onyx
UNIX-like operating system written in C and C++
Stars: ✭ 52 (+20.93%)
Mutual labels:  riscv
sdfirm
Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.
Stars: ✭ 2 (-95.35%)
Mutual labels:  riscv
serval-sosp19
This repo contains the artifact for our SOSP'19 paper on Serval
Stars: ✭ 26 (-39.53%)
Mutual labels:  riscv
Zelda.RISCV.Emulator
A System Level RISCV32 Emulator Over x86_64: capable of booting RISCV Linux
Stars: ✭ 18 (-58.14%)
Mutual labels:  riscv
tree-core-cpu
A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
Stars: ✭ 22 (-48.84%)
Mutual labels:  riscv
yarvi
Yet Another RISC-V Implementation
Stars: ✭ 59 (+37.21%)
Mutual labels:  riscv
supervisor-rv
计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
Stars: ✭ 93 (+116.28%)
Mutual labels:  riscv
blflash
bl602 serial flasher
Stars: ✭ 41 (-4.65%)
Mutual labels:  riscv
jonesforth riscv
Jonesforth RISC-V port.
Stars: ✭ 50 (+16.28%)
Mutual labels:  riscv
KyogenRV
The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
Stars: ✭ 37 (-13.95%)
Mutual labels:  riscv
ravel
A RISC-V simulator
Stars: ✭ 24 (-44.19%)
Mutual labels:  riscv
View All Similar Projects ➔

pulp_soc

The pulp_soc repository contains the structure of the SoC microcontroller subsystem used in PULPissimo (single-core) and PULP (multi-core) chips. For more details on the internal architecture, see the README.md in the pulpissimo repository.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].