GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → riscv-boom → Riscv Boom

riscv-boom / Riscv Boom

Licence: other
SonicBOOM: The Berkeley Out-of-Order Machine

Programming Languages

scala
5932 projects

Labels

rtlriscv

Projects that are alternatives of or similar to Riscv Boom

Cores Swerv El2
SweRV EL2 Core
Stars: ✭ 79 (-90.73%)
Mutual labels:  riscv, rtl
Dana
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
Stars: ✭ 160 (-81.22%)
Mutual labels:  riscv, rtl
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-90.96%)
Mutual labels:  riscv, rtl
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+24.65%)
Mutual labels:  riscv, rtl
Quasar
Quasar 2.0: Chisel equivalent of SweRV-EL2
Stars: ✭ 19 (-97.77%)
Mutual labels:  riscv, rtl
Riscv Mini
Simple RISC-V 3-stage Pipeline in Chisel
Stars: ✭ 221 (-74.06%)
Mutual labels:  riscv, rtl
Rocket Chip
Rocket Chip Generator
Stars: ✭ 2,079 (+144.01%)
Mutual labels:  riscv, rtl
Cores Swerv
SweRV EH1 core
Stars: ✭ 406 (-52.35%)
Mutual labels:  riscv, rtl
SaxonSoc
SoC based on VexRiscv and ICE40 UP5K
Stars: ✭ 112 (-86.85%)
Mutual labels:  riscv, rtl
tree-core-cpu
A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
Stars: ✭ 22 (-97.42%)
Mutual labels:  riscv, rtl
Chipyard
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Stars: ✭ 436 (-48.83%)
Mutual labels:  riscv, rtl
Scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (-53.87%)
Mutual labels:  riscv, rtl
Pulp Dronet
A deep learning-powered visual navigation engine to enables autonomous navigation of pocket-size quadrotor - running on PULP
Stars: ✭ 374 (-56.1%)
Mutual labels:  riscv
Unicorn
Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, X86)
Stars: ✭ 4,934 (+479.11%)
Mutual labels:  riscv
Riscv vhdl
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (-58.22%)
Mutual labels:  riscv
Recycler View Divider
A library which configures a divider for a RecyclerView.
Stars: ✭ 338 (-60.33%)
Mutual labels:  rtl
Leku
🌍 Map location picker component for Android. Based on Google Maps. An alternative to Google Place Picker.
Stars: ✭ 612 (-28.17%)
Mutual labels:  rtl
Probe Rs
A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host
Stars: ✭ 435 (-48.94%)
Mutual labels:  riscv
F32c
A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz
Stars: ✭ 338 (-60.33%)
Mutual labels:  riscv
Jupiter
RISC-V Assembler and Runtime Simulator
Stars: ✭ 326 (-61.74%)
Mutual labels:  riscv
View All Similar Projects ➔

The Berkeley Out-of-Order RISC-V Processor CircleCI

The Berkeley Out-of-Order Machine (BOOM) is a synthesizable and parameterizable open source RV64GC RISC-V core written in the Chisel hardware construction language. Created at the University of California, Berkeley in the Berkeley Architecture Research group, its focus is to create a high performance, synthesizable, and parameterizable core for architecture research. The current version of the BOOM microarchitecture (SonicBOOM, or BOOMv3) is performance competitive with commercial high-performance out-of-order cores, achieving 6.2 CoreMarks/MHz.

Feature BOOM
ISA RISC-V (RV64GC)
Synthesizable √
FPGA √
Parameterized √
IEEE 754 Floating Point √
Atomics √
Caches √
Virtual Memory √
Boots Linux √
Runs SPEC √
CoreMark/MHz 6.2

IMPORTANT: Using BOOM

This repository is NOT A SELF-RUNNING repository. To instantiate a BOOM core, please use the Chipyard SoC generator.

The current hash of Chipyard that works with this repository is located in the CHIPYARD.hash file in the top level directory of this repository. This file is mainly used for CI purposes, since Chipyard should follow the correct version of rocket-chip. For most users, you should be able to clone Chipyard separately and follow the default Chipyard instructions (without having to use the .hash file).

While BOOM is primarily ASIC-optimized, it is also usable on FPGAs. Chipyard provides infrastructure and documentation for deploying BOOM on AWS F1 FPGAs through FireSim.

Documentation and Information

Please check out the BOOM website @ https://boom-core.org for the most up-to-date information. It contains links to the mailing lists, documentation, design spec., publications and more!

If you use BOOMv3 in your published work, please cite BOOM as

@article{zhaosonicboom,
  title={SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine},
  author={Zhao, Jerry and Korpan, Ben and Gonzalez, Abraham and Asanovic, Krste},
  booktitle={Fourth Workshop on Computer Architecture Research with RISC-V},
  year={2020},
  month={May}
}

Website: (www.boom-core.org)

Mailing List (https://groups.google.com/forum/#!forum/riscv-boom)

Disclaimer!

BOOM is a work-in-progress and remains in active development.

Contributing

Please see CONTRIB_AND_STYLE.md

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].