GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → csail-csg → Riscy

csail-csg / Riscy

Licence: mit
Riscy Processors - Open-Sourced RISC-V Processors

Labels

riscv

Projects that are alternatives of or similar to Riscy

Jupiter
RISC-V Assembler and Runtime Simulator
Stars: ✭ 326 (+503.7%)
Mutual labels:  riscv
Probe Rs
A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host
Stars: ✭ 435 (+705.56%)
Mutual labels:  riscv
K210 Hal
Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
Stars: ✭ 37 (-31.48%)
Mutual labels:  riscv
Riscv vhdl
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (+559.26%)
Mutual labels:  riscv
Rars
RARS -- RISC-V Assembler and Runtime Simulator
Stars: ✭ 413 (+664.81%)
Mutual labels:  riscv
Cv32e40p
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
Stars: ✭ 458 (+748.15%)
Mutual labels:  riscv
Rvemu
RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
Stars: ✭ 289 (+435.19%)
Mutual labels:  riscv
Rocket Rocc Examples
Tests for example Rocket Custom Coprocessors
Stars: ✭ 52 (-3.7%)
Mutual labels:  riscv
Chipyard
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Stars: ✭ 436 (+707.41%)
Mutual labels:  riscv
Riscv Boom
SonicBOOM: The Berkeley Out-of-Order Machine
Stars: ✭ 852 (+1477.78%)
Mutual labels:  riscv
Pulp Dronet
A deep learning-powered visual navigation engine to enables autonomous navigation of pocket-size quadrotor - running on PULP
Stars: ✭ 374 (+592.59%)
Mutual labels:  riscv
Cores Swerv
SweRV EH1 core
Stars: ✭ 406 (+651.85%)
Mutual labels:  riscv
Rv8
RISC-V simulator for x86-64
Stars: ✭ 476 (+781.48%)
Mutual labels:  riscv
F32c
A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz
Stars: ✭ 338 (+525.93%)
Mutual labels:  riscv
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+1827.78%)
Mutual labels:  riscv
Lbforth
Self-hosting metacompiled Forth, bootstrapping from a few lines of C; targets Linux, Windows, ARM, RISC-V, 68000, PDP-11, asm.js.
Stars: ✭ 293 (+442.59%)
Mutual labels:  riscv
Unicorn
Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, X86)
Stars: ✭ 4,934 (+9037.04%)
Mutual labels:  riscv
Fpga101 Workshop
FPGA 101 - Workshop materials
Stars: ✭ 54 (+0%)
Mutual labels:  riscv
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+1866.67%)
Mutual labels:  riscv
Capstone
Capstone disassembly/disassembler framework: Core (Arm, Arm64, BPF, EVM, M68K, M680X, MOS65xx, Mips, PPC, RISCV, Sparc, SystemZ, TMS320C64x, Web Assembly, X86, X86_64, XCore) + bindings.
Stars: ✭ 5,374 (+9851.85%)
Mutual labels:  riscv
View All Similar Projects ➔

Riscy Processors - Open-Sourced RISC-V Processors

This repository contains a collection of open-sourced RISC-V processors written in Bluespec System Verilog (BSV).

These processors can be built with a variety of backends to use the processors in different simulation frameworks or FPGA. Currently the supported backends are Connectal and Verilator. Connectal is a generic framework that supports a variety of FPGAs and simulation targets.

Getting Started

How to get started with this repository (tested in Ubuntu 14.04):

  1. Get all the submodules.

     $ git submodule update --init --recursive

  2. Get dependencies for building the RISC-V toolchain and building using connectal.

     $ sudo apt-get install autoconf automake autotools-dev curl libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc python-ply

  3. Build riscv-gnu-toolchain and riscv-tests. build.sh can be used to build custom toolchains by passing the desired RISC-V ISA string in all caps (eg: ./build.sh RV32IMC"). By default,build.shbuilds the toolchaintools/RV64G`.

     $ cd tools
 $ ./build.sh
 $ cd ..

  4. Setup environment variables for the Riscy project. You should either use this script from the top-level directory of the Riscy repository, or you should change the variable RISCY_HOME in the script to be the path to the Riscy repository.

     $ source ./setup.sh

  5. Get a newer version of Verilator. The version of Verilator in the Ubuntu package has a bug that prevents running our BSV designs. We use a PPA to provide a newer version of Verilator.

     $ sudo apt-add-repository -y ppa:jamey-hicks/connectal
 $ sudo apt-get update
 $ sudo apt-get install verilator

  6. Build the multicycle processor using the connectal backend with its verilator target.

     $ cd procs/RV64G_multicycle
 $ make build.verilator

  7. Simulate tests by running ./runtests.sh and then select the connectal (verilator) backend and which tests to run

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].