ems-kl / Zedboard_audio
A Audio Interface for the Zedboard
Projects that are alternatives of or similar to Zedboard audio
F32cA 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz
Stars: ✭ 338 (+2012.5%)
Mutual labels: vhdl
Parallella HwParallella board design files
Stars: ✭ 389 (+2331.25%)
Mutual labels: vhdl
Mist BoardCore sources and tools for the MIST board
Stars: ✭ 350 (+2087.5%)
Mutual labels: vhdl
Awesome HdlHardware Description Languages
Stars: ✭ 385 (+2306.25%)
Mutual labels: vhdl
GplgpuGPL v3 2D/3D graphics engine in verilog
Stars: ✭ 515 (+3118.75%)
Mutual labels: vhdl
HalHAL – The Hardware Analyzer
Stars: ✭ 298 (+1762.5%)
Mutual labels: vhdl
I2s Interface VhdlA simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.
Stars: ✭ 6 (-62.5%)
Mutual labels: vhdl
GcvideoGameCube Digital AV converter
Stars: ✭ 385 (+2306.25%)
Mutual labels: vhdl
Fpga webserverA work-in-progress for what is to be a software-free web server for static content.
Stars: ✭ 762 (+4662.5%)
Mutual labels: vhdl
Riscv vhdlPortable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (+2125%)
Mutual labels: vhdl
Parallella ExamplesCommunity created parallella projects
Stars: ✭ 384 (+2300%)
Mutual labels: vhdl
SpinalhdlScala based HDL
Stars: ✭ 696 (+4250%)
Mutual labels: vhdl
NvcVHDL compiler and simulator
Stars: ✭ 347 (+2068.75%)
Mutual labels: vhdl
Sha 256 HdlAn implementation of original SHA-256 hash function in (RTL) VHDL
Stars: ✭ 6 (-62.5%)
Mutual labels: vhdl
Dsi ShieldArduino MIPI DSI Shield
Stars: ✭ 330 (+1962.5%)
Mutual labels: vhdl
VunitVUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+2637.5%)
Mutual labels: vhdl
Nexys4ddr Stars: ✭ 16 (+0%)
Mutual labels: vhdl
Ece368 LabECE368 | Lab
Stars: ✭ 6 (-62.5%)
Mutual labels: vhdl
Cocotbcocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Stars: ✭ 740 (+4525%)
Mutual labels: vhdl
#An Audio Interface for the Zedboard
###Overview
This VHDL interface connects the ADAU1761 audio codec on the Zedboard to the Zynq PL. Audio signals can be received in stereo from the line in jack and/or transmitted to the headphone out jack. The design has originally been developed by Mike Field (alias hamster). In his design it is part of a system for filtering audio signals with the Zedboard (http://hamsterworks.co.nz/mediawiki/index.php/Zedboard_Audio). We have extracted, modified and extended the audio interface part to provide an easy to use standalone IP core for using the audio capabilities on the Zedboard.
###Features
- ready to use, standalone IP block
- interface synchronized to 100 MHz system clock
- compatible to Vivado
- testbench to test line in and headphone out
- documentation and "how-to-use" guidance
- ready-to-use bitstreams for quick evaluation
###Authors and Contributors
Microelectronic Systems Design Research Group, TU Kaiserslautern, Germany, http://ems.eit.uni-kl.de/
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at
[email protected].