285 Open source projects that are alternatives of or similar to T13x

ncnn is a high-performance neural network inference framework optimized for the mobile platform

A compiler, assembler, and processor.

A RISC-V simulator

Rust version of lemire's SimdJson

A library for audio oversampling, which tries to offer a simple api while wrapping HIIR, by Laurent De Soras, for minimum phase antialiasing, and r8brain-free-src, by Aleksey Vaneev, for linear phase antialiasing.

SIMD-accelerated UTF-8 validation for Rust.

FRP: Fast Random Projections

High-level interface for low-level programming

A reading list for deep graph learning acceleration.

Cython bindings and Python interface to Prodigal, an ORF finder for genomes and metagenomes. Now with SIMD!

TULINGX(图灵)VPN下载页 翻墙 代理 科学上网 外网 加速器 梯子 路由

std::find simd version

OpenGL Mathematics (GLM)

Fast Base64 encoding/decoding in Python

Nim utilities for advanced CPU operations: CPU identification, ISA extension detection, bindings to assorted intrinsics

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

Yet Another RISC-V Implementation

RISC-V RV32I[MAC] emulator with ELF support

Code-based Incremental Generator

Fast UTF-8 validation with range algorithm (NEON+SSE4+AVX2)

异步内核就像风一样快！

Simple FFmpeg video player

A System Level RISCV32 Emulator Over x86_64: capable of booting RISCV Linux

ARV: Asynchronous RISC-V Go High-level Functional Model

Jonesforth RISC-V port.

Simple risc-v emulator, able to run linux, written in C.

[Experimental] LLVM-accelerated Generic Linear Algebra Subprograms

Building game development ecosystem for @ziglang!

Riverbed Community Toolkit is a public toolkit for Riverbed Solutions engineering and integration

The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.

A #[no_std] LinAlg library

Sedna - a pure Java RISC-V emulator.

Intriman is a documentation generator that retargets the Intel Intrinsics Guide to other documentation formats

Forward error correction with SIMD optimizations

vectorized high-level math library

Rust bindings for the simdjson project.

The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.

5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.

A High-Throughput Parallel Lossless Compressor for Scientific Data

Open Source HTTP Reverse Proxy Cache and Time Series Dashboard Accelerator

FIPS and higher-level algorithm tests for RISC-V Crypto Extension

A shader-based Software Renderer Using The LightSky Framework.

Fast random number generators: Vectorized (SIMD) version of xorshift128+

DSL for SIMD Sorting on AVX2 & AVX512

C++ library for ODE integration via Taylor's method and LLVM

Yet another toy CPU.

EVEREST: e-Versatile Research Stick for peoples

Triangle rasterization routines accelerated by SSE and AVX

一个数字变化效果的计数器视图控件

Nuclei RISC-V Software Development Kit

RISC-V SystemC-TLM simulator

R package: parallel computing toolset for relatedness and principal component analysis of SNP data (Development Version)

Hardware-accelerated Multi-threaded IOTA PoW, drop-in replacement for ccurl

POWER9 gzip engine documentation and code samples

MDEPX — A BSD-style RTOS

Move to: https://github.com/templexxx/xorsimd

fast wasm modules

Berkeley's Spatial Array Generator

A parallel, fast solver for the scalar advection-diffusion and the incompressible Navier-Stokes equations based on semi-Lagrangian/Volume-Integral method.

Generic SIMD abstractions for Rust.