All Projects → howardlau1999 → yatcpu

howardlau1999 / yatcpu

Licence: Apache-2.0 license
Yet another toy CPU.

Programming Languages

scala
5932 projects
tcl
693 projects
c
50402 projects - #5 most used programming language
python
139335 projects - #7 most used programming language
Verilog
626 projects
C++
36643 projects - #6 most used programming language

Projects that are alternatives of or similar to yatcpu

Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+2428.57%)
Mutual labels:  cpu, riscv, risc-v
Riscv Fs
F# RISC-V Instruction Set formal specification
Stars: ✭ 173 (+311.9%)
Mutual labels:  cpu, riscv, risc-v
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+83.33%)
Mutual labels:  cpu, riscv, risc-v
KyogenRV
The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
Stars: ✭ 37 (-11.9%)
Mutual labels:  riscv, chisel3, risc-v
Neorv32
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+152.38%)
Mutual labels:  cpu, riscv, risc-v
Riscv Rust
RISC-V processor emulator written in Rust+WASM
Stars: ✭ 253 (+502.38%)
Mutual labels:  cpu, riscv, risc-v
Zelda.RISCV.Emulator
A System Level RISCV32 Emulator Over x86_64: capable of booting RISCV Linux
Stars: ✭ 18 (-57.14%)
Mutual labels:  riscv, risc-v
Riscboy
Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink
Stars: ✭ 103 (+145.24%)
Mutual labels:  cpu, risc-v
nuclei-sdk
Nuclei RISC-V Software Development Kit
Stars: ✭ 65 (+54.76%)
Mutual labels:  riscv, risc-v
Awesome Cpus
All CPU and MCU documentation in one place
Stars: ✭ 1,602 (+3714.29%)
Mutual labels:  cpu, risc-v
E200 opensource
This repository hosts the project for open-source hummingbird E203 RISC processor Core.
Stars: ✭ 1,909 (+4445.24%)
Mutual labels:  cpu, risc-v
Rv12
RISC-V CPU Core
Stars: ✭ 162 (+285.71%)
Mutual labels:  cpu, risc-v
Cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Stars: ✭ 1,144 (+2623.81%)
Mutual labels:  cpu, riscv
platform-shakti
Shakti: development platform for PlatformIO
Stars: ✭ 26 (-38.1%)
Mutual labels:  riscv, risc-v
Mipt Mips
Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs
Stars: ✭ 250 (+495.24%)
Mutual labels:  cpu, risc-v
kianRiscV
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+297.62%)
Mutual labels:  cpu, riscv
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+2378.57%)
Mutual labels:  cpu, riscv
riscv-meta
RISC-V Instruction Set Metadata
Stars: ✭ 33 (-21.43%)
Mutual labels:  riscv, risc-v
Riscv vhdl
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (+747.62%)
Mutual labels:  cpu, riscv
Unicorn
Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, X86)
Stars: ✭ 4,934 (+11647.62%)
Mutual labels:  cpu, riscv

YatCPU

简体中文 | English

YatCPU(Yet another toy CPU) is a simple three-stage pipeline RISC-V implementation written in Chisel 3 HDL with support for AXI4-Lite, featuring its painless hands-on experience and VGA output for fun.

You can play Tetris on your own CPU!

tetris-demo

You can also run an NES emulator!

litenes-demo

Heavily inspired by tinyriscv, this project is still in its very early stage and under active development. We are looking forward to your feedback and contributions!

Development Plans

  • L1 I-cache and D-cache
  • Branch predictor
  • Run Yat-sen OS RISC-V
  • RV32M
  • Pass RISC-V compliance test
  • Run CoreMark benchmarks

Prerequisites

You

  • Basic knowledge of digital logic and design principles
  • Basic knowledge of C/C++
  • (Optional) A FPGA development board

Your computer

  • Windows 10 or higher / Linux (Debian, Ubuntu, WSL1/2 or other distros) / macOS
    • We have tested on Windows 10 and WSL Debian 11
    • macOS is able to run the software simulation, but unable to write FPGA boards
  • Java 8 or higher
  • Scala 2.12 (not 3)
  • sbt
  • (Optional) Latest Verilator
  • (Optional) Vivado 2020.1 or higher

Getting Started

Please refer to YatCPU Docs for more documentation.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].