JunningWu / Learning Nvdla Notes
NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:[email protected]
Stars: ✭ 150
Projects that are alternatives of or similar to Learning Nvdla Notes
Fpga Peripherals
🌱 ❄️ Collection of open-source peripherals in Verilog
Stars: ✭ 130 (-13.33%)
Mutual labels: verilog
E200 opensource
This repository hosts the project for open-source hummingbird E203 RISC processor Core.
Stars: ✭ 1,909 (+1172.67%)
Mutual labels: verilog
Ice40 Playground
Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)
Stars: ✭ 141 (-6%)
Mutual labels: verilog
Rpi Kernel
Build a Linux kernel for Raspberry Pi 0/1/2/3/3B+
Stars: ✭ 133 (-11.33%)
Mutual labels: linux-kernel
Kasld
[ KASLD ] Kernel Address Space Layout Derandomization - A collection of various techniques to bypass Linux Kernel Address Space Layout Randomization (KASLR) and retrieve the kernel base virtual address on x86 / x86_64 architectures as an unprivileged local user.
Stars: ✭ 138 (-8%)
Mutual labels: linux-kernel
Nandland
All code found on nandland is here. underconstruction.gif
Stars: ✭ 128 (-14.67%)
Mutual labels: verilog
Symbiflow Arch Defs
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
Stars: ✭ 137 (-8.67%)
Mutual labels: verilog
Wbuart32
A simple, basic, formally verified UART controller
Stars: ✭ 133 (-11.33%)
Mutual labels: verilog
Openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
Stars: ✭ 135 (-10%)
Mutual labels: verilog
Openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design
Stars: ✭ 2,257 (+1404.67%)
Mutual labels: verilog
Aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (-12.67%)
Mutual labels: verilog
Fpga based cnn
FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
Stars: ✭ 129 (-14%)
Mutual labels: verilog
Openfpgaduino
All open source file and project for OpenFPGAduino project
Stars: ✭ 137 (-8.67%)
Mutual labels: verilog
Logic
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-0.67%)
Mutual labels: verilog
Simplevout
A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
Stars: ✭ 139 (-7.33%)
Mutual labels: verilog
Learning-NVDLA-Notes
Some Usefull Notes when I learn the NVDLA HW/SW project.
Welcome to the Learning-NVDLA-Notes wiki!
Please Feel FREE to contact me！！！
Email: [email protected] or [email protected]
Wechat: Junning_Wu
To COPY/DISTRIBUTED these Contents，Please include this line:
{url={https://github.com/JunningWu/Learning-NVDLA-Notes},
title={Learning NVDLA Notes By Junning},
author={Junning Wu}, }
0.先验知识
1.测试例介绍
2.总线接口
3.配置信息
5.Neural Networks & Simulations
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].