GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → KULeuven-COSIC → Scale Mamba

KULeuven-COSIC / Scale Mamba

Licence: other
Repository for the SCALE-MAMBA MPC system

Labels

verilog

Projects that are alternatives of or similar to Scale Mamba

Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-14.29%)
Mutual labels:  verilog
Tang e203 mini
LicheeTang 蜂鸟E203 Core
Stars: ✭ 135 (-8.16%)
Mutual labels:  verilog
Openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design
Stars: ✭ 2,257 (+1435.37%)
Mutual labels:  verilog
Milkymist
SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU
Stars: ✭ 127 (-13.61%)
Mutual labels:  verilog
Aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (-10.88%)
Mutual labels:  verilog
Symbiflow Arch Defs
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
Stars: ✭ 137 (-6.8%)
Mutual labels:  verilog
Fpganes
NES in Verilog
Stars: ✭ 119 (-19.05%)
Mutual labels:  verilog
Ice40 Playground
Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)
Stars: ✭ 141 (-4.08%)
Mutual labels:  verilog
Wbuart32
A simple, basic, formally verified UART controller
Stars: ✭ 133 (-9.52%)
Mutual labels:  verilog
Icesugar
iCESugar FPGA Board (base on iCE40UP5k)
Stars: ✭ 139 (-5.44%)
Mutual labels:  verilog
Nandland
All code found on nandland is here. underconstruction.gif
Stars: ✭ 128 (-12.93%)
Mutual labels:  verilog
Fpga Peripherals
🌱 ❄️ Collection of open-source peripherals in Verilog
Stars: ✭ 130 (-11.56%)
Mutual labels:  verilog
E200 opensource
This repository hosts the project for open-source hummingbird E203 RISC processor Core.
Stars: ✭ 1,909 (+1198.64%)
Mutual labels:  verilog
Picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
Stars: ✭ 1,856 (+1162.59%)
Mutual labels:  verilog
Simplevout
A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
Stars: ✭ 139 (-5.44%)
Mutual labels:  verilog
Displayport verilog
A Verilog implementation of DisplayPort protocol for FPGAs
Stars: ✭ 125 (-14.97%)
Mutual labels:  verilog
Openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
Stars: ✭ 135 (-8.16%)
Mutual labels:  verilog
Slang
SystemVerilog compiler and language services
Stars: ✭ 145 (-1.36%)
Mutual labels:  verilog
Chisel3
Chisel 3: A Modern Hardware Design Language
Stars: ✭ 2,290 (+1457.82%)
Mutual labels:  verilog
Openfpgaduino
All open source file and project for OpenFPGAduino project
Stars: ✭ 137 (-6.8%)
Mutual labels:  verilog
View All Similar Projects ➔

SCALE and MAMBA

Secure Computation Algorithms from LEuven : SCALE

Multiparty AlgorithMs Basic Argot : MAMBA

Detailed installation instructions

First type

make doc

Then read the documentation!

In the documentation you will see quick install information using nix-shell' for installing the dependencies. If you want to use this then installnix-shell' if you don't already have it (you may need a re-login to update environment variables).

curl -L https://nixos.org/nix/install | sh

Invoke nix-shell to get a fully ready development environment with all libraries installed. This will automatically download all the dependencies and tools you need. After you have compiled the system you can compile a program in the Programs directory by invoking

./compile.sh Programs/test_fix_array

64 bit circuits

Note: For Leuven maintainers, if wishing to recompile the basic 64 bit circuits then call

make circuits

These are then compiled down from the netlist down to the Bristol fashion again, and then simplified.

After doing this run

./Test-Convert.x

to check all is OK.

If you want to recompile the .net circuits from the .vhd see the instructions in Circuits/README.txt

Contributing and Releases

We run a quite extensive test suite on all changes to the system. Indeed the testing takes around three days on our machines. We also want to maintain stability between releases for people using the system. Thus we have created the following rules of thumb:

i) New releases will be about every quarter.

ii) Only major bug fixes will be done in the mean time.

iii) Join the mailing list to get updates ([email protected])

iv) For small changes/bug fixes you find, either email the group or make a pull request here. We will then look at the code, integrate it into our private master system and perform the testing on it. Then we will push to GitHub with the next release.

v) Major changes (more than the odd line here or there), please talk with us first. You may be doing something which we plan to scrap in the near future. So you dont want to waste your time.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].