smunaut / Ice40 Playground
Licence: other
Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)
Stars: ✭ 141
Labels
Projects that are alternatives of or similar to Ice40 Playground
Aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (-7.09%)
Mutual labels: verilog
Openfpgaduino
All open source file and project for OpenFPGAduino project
Stars: ✭ 137 (-2.84%)
Mutual labels: verilog
Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-10.64%)
Mutual labels: verilog
Fpga based cnn
FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
Stars: ✭ 129 (-8.51%)
Mutual labels: verilog
Simplevout
A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
Stars: ✭ 139 (-1.42%)
Mutual labels: verilog
Fpga Peripherals
🌱 ❄️ Collection of open-source peripherals in Verilog
Stars: ✭ 130 (-7.8%)
Mutual labels: verilog
E200 opensource
This repository hosts the project for open-source hummingbird E203 RISC processor Core.
Stars: ✭ 1,909 (+1253.9%)
Mutual labels: verilog
Nandland
All code found on nandland is here. underconstruction.gif
Stars: ✭ 128 (-9.22%)
Mutual labels: verilog
Openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
Stars: ✭ 135 (-4.26%)
Mutual labels: verilog
Displayport verilog
A Verilog implementation of DisplayPort protocol for FPGAs
Stars: ✭ 125 (-11.35%)
Mutual labels: verilog
Vscode Verilog Hdl Support
Verilog HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code
Stars: ✭ 120 (-14.89%)
Mutual labels: verilog
Wbuart32
A simple, basic, formally verified UART controller
Stars: ✭ 133 (-5.67%)
Mutual labels: verilog
Openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design
Stars: ✭ 2,257 (+1500.71%)
Mutual labels: verilog
Symbiflow Arch Defs
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
Stars: ✭ 137 (-2.84%)
Mutual labels: verilog
iCE40 Playground
Collection of ip cores / modules and example projects for the Lattice iCE40 FPGA family.
Examples are often targeted for the ICEBreaker FPGA board ( https://github.com/icebreaker-fpga/icebreaker ) but some might have other / multiple targets, check their respective README / build files
Applicable license is individual to each IP core / project and is mentionnned in the IP core / example directory itself and in each file.
Note about submodules
Make sure to clone this repository with all its submodules by using
the -recursive option when cloning or running git submodule init and
git submodule update after checkout.
Also make sure to update submodules when pulling from upstream.
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].