507 Open source projects that are alternatives of or similar to Learning Nvdla Notes

A virtual car. Because you wouldn't download a car, would you?

通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器

PicoRV32 - A Size-Optimized RISC-V CPU

Learning operating system development using Linux kernel and Raspberry Pi

Verilog module for calculation of FFT.

🌱 ❄️ Collection of open-source peripherals in Verilog

Silicon-validated SoC implementation of the PicoSoc/PicoRV32

This repository hosts the project for open-source hummingbird E203 RISC processor Core.

Dreamcast HDMI

A kernel module written in Rust

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.

A 32-bit Microcontroller featuring a RISC-V core

Build a Linux kernel for Raspberry Pi 0/1/2/3/3B+

Liquorix Debian Package

iCESugar FPGA Board (base on iCE40UP5k)

Linux Test Project http://linux-test-project.github.io/

All code found on nandland is here. underconstruction.gif

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)

Enter kernel namespaces from Python

Repurposing existing HDL tools to help writing better code

[ KASLD ] Kernel Address Space Layout Derandomization - A collection of various techniques to bypass Linux Kernel Address Space Layout Randomization (KASLR) and retrieve the kernel base virtual address on x86 / x86_64 architectures as an unprivileged local user.

A List of Free and Open Source Hardware Verification Tools and Frameworks

NES in Verilog

SystemVerilog language server

Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"

A simple, basic, formally verified UART controller

Connectal is a framework for software-driven hardware development.

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

Verilog version of Z-scale (deprecated)

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

中国Linux内核开发者大会

Linux Kernel hooking engine (x86)

i8080 precise replica in Verilog, based on reverse engineering of real die

FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

Core description files for FuseSoC

All open source file and project for OpenFPGAduino project

Test suite designed to check compliance with the SystemVerilog standard.

SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU

A utility for Composing FPGA designs from Peripherals

Repository for the SCALE-MAMBA MPC system

RePlAce global placement tool

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

A convolutional neural network implemented in hardware (verilog)

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian10 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc)

A Verilog implementation of DisplayPort protocol for FPGAs

浙江大学计算机体系结构课程实验

Chisel 3: A Modern Hardware Design Language

An FPGA based GDROM emulator for the Sega Dreamcast

Helper tools and libraries for managing the libnvdimm (non-volatile memory device) sub-system in the Linux kernel

SystemVerilog linter

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Verilog HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

SystemVerilog compiler and language services

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

LicheeTang 蜂鸟E203 Core

Huawei WMI laptop extras linux driver