GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → FPGAwars → Fpga Peripherals

FPGAwars / Fpga Peripherals

Licence: gpl-2.0
🌱 ❄️ Collection of open-source peripherals in Verilog

Labels

verilog

Projects that are alternatives of or similar to Fpga Peripherals

Single instruction cycle openmips
通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
Stars: ✭ 108 (-16.92%)
Mutual labels:  verilog
Connectal
Connectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-10%)
Mutual labels:  verilog
Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-3.08%)
Mutual labels:  verilog
Livehd
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-15.38%)
Mutual labels:  verilog
Vm80a
i8080 precise replica in Verilog, based on reverse engineering of real die
Stars: ✭ 114 (-12.31%)
Mutual labels:  verilog
Svls
SystemVerilog language server
Stars: ✭ 119 (-8.46%)
Mutual labels:  verilog
A2o
Stars: ✭ 107 (-17.69%)
Mutual labels:  verilog
Nandland
All code found on nandland is here. underconstruction.gif
Stars: ✭ 128 (-1.54%)
Mutual labels:  verilog
Vscale
Verilog version of Z-scale (deprecated)
Stars: ✭ 116 (-10.77%)
Mutual labels:  verilog
Displayport verilog
A Verilog implementation of DisplayPort protocol for FPGAs
Stars: ✭ 125 (-3.85%)
Mutual labels:  verilog
Sv Tests
Test suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 108 (-16.92%)
Mutual labels:  verilog
Orpsoc Cores
Core description files for FuseSoC
Stars: ✭ 112 (-13.85%)
Mutual labels:  verilog
Vscode Verilog Hdl Support
Verilog HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code
Stars: ✭ 120 (-7.69%)
Mutual labels:  verilog
Autofpga
A utility for Composing FPGA designs from Peripherals
Stars: ✭ 108 (-16.92%)
Mutual labels:  verilog
Picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
Stars: ✭ 1,856 (+1327.69%)
Mutual labels:  verilog
Replace
RePlAce global placement tool
Stars: ✭ 109 (-16.15%)
Mutual labels:  verilog
Surelog
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.
Stars: ✭ 116 (-10.77%)
Mutual labels:  verilog
Fpga based cnn
FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
Stars: ✭ 129 (-0.77%)
Mutual labels:  verilog
Milkymist
SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU
Stars: ✭ 127 (-2.31%)
Mutual labels:  verilog
Fpganes
NES in Verilog
Stars: ✭ 119 (-8.46%)
Mutual labels:  verilog
View All Similar Projects ➔

FPGA Peripherals

Collection of open-source peripherals in Verilog. All have been synthetized and tested on an Icestick FPGA board, using Apio and the open-source toolchain from the Icestorm project

Documentation

Access to the github wiki

Author

  • Juan González-Gómez (Obijuan)
  • Jesús Arroyo Torrens

License

Licensed under a Creative Commons Attribution-ShareAlike 4.0 International License

Credits

  • BQ sponsored this project from 2015-07-01 to 2016-04-14. Thanks

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].