GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → MiSTer-devel → Megacd_mister

MiSTer-devel / Megacd_mister

Licence: gpl-3.0
Mega CD for MiSTer

Labels

verilog

Projects that are alternatives of or similar to Megacd mister

Clash Compiler
Haskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+2180.95%)
Mutual labels:  verilog
Vga to ascii
Realtime VGA to ASCII Art converter
Stars: ✭ 35 (-16.67%)
Mutual labels:  verilog
Ctf
Stuff from CTF contests
Stars: ✭ 39 (-7.14%)
Mutual labels:  verilog
Ophidian
Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (-23.81%)
Mutual labels:  verilog
Diy openmips
實作《自己動手寫CPU》書上的程式碼
Stars: ✭ 35 (-16.67%)
Mutual labels:  verilog
Mips48pipelinecpu
冯爱民老师《计算机组成原理A》课程设计
Stars: ✭ 37 (-11.9%)
Mutual labels:  verilog
Iroha
Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
Stars: ✭ 30 (-28.57%)
Mutual labels:  verilog
Rsyocto
🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-2.38%)
Mutual labels:  verilog
Higan Verilog
This is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-16.67%)
Mutual labels:  verilog
Ethernet 10ge mac sv uvm tb
SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core
Stars: ✭ 39 (-7.14%)
Mutual labels:  verilog
Vspi
Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter
Stars: ✭ 32 (-23.81%)
Mutual labels:  verilog
Comparchitecture
Verilog and MIPS simple programs
Stars: ✭ 35 (-16.67%)
Mutual labels:  verilog
Mips Cpu
A MIPS CPU implemented in Verilog
Stars: ✭ 38 (-9.52%)
Mutual labels:  verilog
Image Processing
Image Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-26.19%)
Mutual labels:  verilog
Mojo Base Project
This is the base project for the Mojo. It should be used as the starting point for all projects.
Stars: ✭ 39 (-7.14%)
Mutual labels:  verilog
Icestudio
❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (+2180.95%)
Mutual labels:  verilog
Cosa
CoreIR Symbolic Analyzer
Stars: ✭ 35 (-16.67%)
Mutual labels:  verilog
Fusesoc Cores
FuseSoC standard core library
Stars: ✭ 41 (-2.38%)
Mutual labels:  verilog
Alterade2labs verilog
My solutions to Alteras example labs
Stars: ✭ 40 (-4.76%)
Mutual labels:  verilog
Fwrisc
Featherweight RISC-V implementation
Stars: ✭ 39 (-7.14%)
Mutual labels:  verilog
View All Similar Projects ➔

Sega MegaCD for MiSTer Platform

Installation

Place BIOS to MegaCD folder with name boot.rom

Features

About 150 games tested without long playing, US/EU regions only.

Known issues:

  • Microcosm & Ultraverse Prime (US) - graphic glitch in game
  • Supreme Warrior - Ying Heung (US) - can't select 2 disk

Supported image formats:

  • CUE + single image
  • CUE + multiple images (image per track)

ZIP

ZIP is supported but doesn't work due to long positioning time. So DON'T zip the images!

CD BIOS

support BIOS per game. Place cd_bios.rom in game's folder.

Pier Solar

Place cartridge dump named cart.rom into game's folder

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].