All Projects → p4fpga → p4fpga

p4fpga / p4fpga

Licence: BSD-2-Clause license
P4-14/16 Bluespec Compiler

Programming Languages

Bluespec
12 projects
C++
36643 projects - #6 most used programming language
tcl
693 projects
c
50402 projects - #5 most used programming language
Makefile
30231 projects
Verilog
626 projects

Projects that are alternatives of or similar to p4fpga

Vtr Verilog To Routing
Verilog to Routing -- Open Source CAD Flow for FPGA Research
Stars: ✭ 466 (+565.71%)
Mutual labels:  fpga, routing
next-route-resolver
Declarative route definition for Next.js
Stars: ✭ 58 (-17.14%)
Mutual labels:  routing
zc pcie dma
DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC
Stars: ✭ 37 (-47.14%)
Mutual labels:  fpga
when-switch
JavaScript functional implementation of switch/case
Stars: ✭ 20 (-71.43%)
Mutual labels:  switch
pocketinternet
A Pocket Internet for teaching how the Internet really works.
Stars: ✭ 28 (-60%)
Mutual labels:  routing
yahdl
A programming language for FPGAs.
Stars: ✭ 20 (-71.43%)
Mutual labels:  fpga
mobx-router5
Router5 integration with mobx
Stars: ✭ 22 (-68.57%)
Mutual labels:  routing
VaporCRUDRouter
A Rails-inspired extension to Vapor's routing system
Stars: ✭ 58 (-17.14%)
Mutual labels:  routing
vpc-peering-operator
A Kubernetes Operator to manage the lifecycle of AWS VPC Peering Connections
Stars: ✭ 23 (-67.14%)
Mutual labels:  routing
xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-64.29%)
Mutual labels:  fpga
pim6sd
PIM for IPv6 sparse mode daemon
Stars: ✭ 15 (-78.57%)
Mutual labels:  routing
Coyote
Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.
Stars: ✭ 80 (+14.29%)
Mutual labels:  fpga
hBPF
hBPF = eBPF in hardware
Stars: ✭ 335 (+378.57%)
Mutual labels:  fpga
router
An Fully Automatic RESTful PHP Router
Stars: ✭ 51 (-27.14%)
Mutual labels:  routing
Network-Simulation-Using-Cisco-Packet-Tracer
🖧 Designed this network configuration for the network of three companies, given some constraints. Its an interesting problem demonstrating the concepts of Classless IP Subnetting and using RIPv2 Protocol.
Stars: ✭ 47 (-32.86%)
Mutual labels:  routing
mos6502-kansas-lava
Kansas Lava implementation of MOS 6502 microprocessor
Stars: ✭ 14 (-80%)
Mutual labels:  fpga
captouch
👇 Add capacitive touch buttons to any FPGA!
Stars: ✭ 96 (+37.14%)
Mutual labels:  fpga
v-switch
Virtual Encrypted Switch across the network, using UDP + AES + TAP
Stars: ✭ 27 (-61.43%)
Mutual labels:  switch
invalidroutesreporter
An ExaBGP process to elaborate and report/log invalid routes received by route servers.
Stars: ✭ 14 (-80%)
Mutual labels:  routing
ics-adpcm
Programmable multichannel ADPCM decoder for FPGA
Stars: ✭ 18 (-74.29%)
Mutual labels:  fpga

Build Status

Join P4FPGA email list:

https://groups.google.com/forum/#!forum/p4fpga-dev

As a member of P4FPGA-dev, you can send support requests to [email protected]

Bootstrap environment

bash bootstrap_env.sh

Build P4FPGA from Source

git submodule update --init --recursive
bash bootstrap.sh
cd build
make -j8

Generated Bluespec Organization

Main.bsv : contains top level module for connectal framework.

  • Runtime.bsv
  • Program.bsv

Board.bsv : contains runtime environment for p4 program

  • PHY + MAC

Channels.bsv : contains various in/out channels to pipeline

  • RxChannel : uses Parser.bsv
  • TxChannel : uses Deparser.bsv
  • DMAChannel/HostChannel : uses Parser.bsv
  • ReEntryChannel : uses Parser.bsv
  • DropChannel
  • StreamingChannel
  • PktGenChannel
  • PktCapChannel

Memory.bsv :

  • Shared memory (optional)

Program.bsv : contains p4 program according to architecture specification in arch.p4

  • Stream Arbitration (maybe part of program.bsv)
  • Stream Demultiplexer (maybe part of program.bsv)
  • Control.bsv
  • Table.bsv
  • Action.bsv

Parser.bsv : contains parser implementation

  • parser is usually instantiated on a per-port basis, to ensure scalability
  • current implementation uses 128-bit datapath width @ 250 MHz

Deparser.bsv : contains deparser implementation

  • current implementation uses 128-bit datpath width @ 250 MHz

Control.bsv : contains control flow and pipeline implementation

  • instantiate p4 table and action engine
  • connect table and action engine according to control flow

Table.bsv :

  • per P4 table instance
  • include simulation model for match table

Action.bsv :

  • per P4 action instance
  • include ALU / Bluespec operator / DSP-based action engine

Compiler Organization

backend.cpp:

  • entry point to fpga backend
  • translate IR::TopLevelBlock to FPGA program
  • generate Top.bsv
  • Top : Platform, Runtime, Pipeline, API

channel.cpp :

  • generate Channel.bsv
  • Supported channels: RxChannel, TxChannel, DMAChannel, ReEntryChannel*, DropChannel*, PktGenChannel, PktCapChannel

program.cpp :

  • generate Program.bsv
  • Program(arch, runtime)

pipeline.cpp :

  • generate Pipeline.bsv based on arch.p4
  • arch specifies sequence of parser, deparser and control blocks
  • v1model : parser -> ingress -> egress -> deparser

control.cpp :

  • generate Control.bsv
  • Control.bsv contain Ingress and Egress
  • Ingress/Egress implement control flow for tables and actions
  • Table/action can be empty to evaluate cost of pipeline.

table.cpp :

  • implement p4 table (bcam, tcam)

action.cpp :

  • implement p4 action
  • dsp optimizes arithmetic and logic operations
  • bluespec operator implement boolean operations
Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].