GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → T-K-233 → RISC-V-Single-Cycle-CPU

T-K-233 / RISC-V-Single-Cycle-CPU

Licence: other
A RISC-V 32bit single-cycle CPU written in Logisim

Programming Languages

python
139335 projects - #7 most used programming language
assembly
5116 projects

Labels

logisimrisc-v

Projects that are alternatives of or similar to RISC-V-Single-Cycle-CPU

aes
Fast constant-time AES implementations on 32-bit architectures
Stars: ✭ 44 (-84.34%)
Mutual labels:  risc-v
rustsbi-qemu
QEMU platform SBI support implementation, using RustSBI
Stars: ✭ 39 (-86.12%)
Mutual labels:  risc-v
riscv-software-list
The RISC-V software tools list, as seen on riscv.org
Stars: ✭ 373 (+32.74%)
Mutual labels:  risc-v
bx-github-ci
This tutorial provides one example on how a CI (Continuous Integration) workflow with the IAR Build Tools for Linux can be set up on GitHub. The IAR Build Tools on Linux are available for Arm, RISC-V and Renesas (RH850, RL78 and RX).
Stars: ✭ 20 (-92.88%)
Mutual labels:  risc-v
FT800-FT813
Multi-Platform C code Library for EVE graphics controllers from FTDI / Bridgetek (FT810, FT811, FT812, FT813, BT815, BT816, BT817, BT818)
Stars: ✭ 80 (-71.53%)
Mutual labels:  risc-v
riscv-emulator-docker-image
hub.docker.com/repository/docker/davidburela/riscv-emulator
Stars: ✭ 31 (-88.97%)
Mutual labels:  risc-v
riscv em
Simple risc-v emulator, able to run linux, written in C.
Stars: ✭ 51 (-81.85%)
Mutual labels:  risc-v
MIPS-CPU
A Simulative MIPS CPU running on Logisim.
Stars: ✭ 54 (-80.78%)
Mutual labels:  logisim
ria-jit
Lightweight and performant dynamic binary translation for RISC–V code on x86–64
Stars: ✭ 38 (-86.48%)
Mutual labels:  risc-v
getting-started
List of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-82.21%)
Mutual labels:  risc-v
rv32emu
RISC-V RV32I[MAC] emulator with ELF support
Stars: ✭ 61 (-78.29%)
Mutual labels:  risc-v
arv
ARV: Asynchronous RISC-V Go High-level Functional Model
Stars: ✭ 18 (-93.59%)
Mutual labels:  risc-v
Computer-Architecture-Task-2
Riscv32 CPU Project
Stars: ✭ 43 (-84.7%)
Mutual labels:  risc-v
bl iot sdk
BL602 SDK (Pine64 fork)
Stars: ✭ 115 (-59.07%)
Mutual labels:  risc-v
hero-sdk
⛔ DEPRECATED ⛔ HERO Software Development Kit
Stars: ✭ 21 (-92.53%)
Mutual labels:  risc-v
K210
Kendryte K210 BSP for RT-Thread
Stars: ✭ 15 (-94.66%)
Mutual labels:  risc-v
RISCV CPU
A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL
Stars: ✭ 48 (-82.92%)
Mutual labels:  risc-v
super-miyamoto-sprint
Homebrew game for homebrew FPGA game console
Stars: ✭ 48 (-82.92%)
Mutual labels:  risc-v
rvc
A 32-bit RISC-V emulator in a shader (and C)
Stars: ✭ 491 (+74.73%)
Mutual labels:  risc-v
rCore-Tutorial-v3
Let's write an OS which can run on RISC-V in Rust from scratch!
Stars: ✭ 470 (+67.26%)
Mutual labels:  risc-v
View All Similar Projects ➔

RISC-V Single Cycle CPU

Cover Image

Result Image

Usage

Display Bad Apple Video

  1. Make sure java is installed.

  2. Run logisim-evolution.jar using Java.

  3. Open 32b_single_cycle_cpu.circ or 32b_single_cycle_cpu_single_page.circ in Logisim.

  4. Load IMEM and DMEM to the corresponding memory modules.

  5. Enable clock.

Assemble your own program

Please try the Mercury assembler

Notes

  • Single page version can achieve ~300 Hz clock rate on a i7-6700K computer.

Terms and Conditions

The software Logisim-evoluion is under GNU GENERAL PUBLIC LICENSE.

This project is under GNU GENERAL PUBLIC LICENSE. Feel free to redistribute it and/or modify it under the terms of the GNU General Public License.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].