GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → timvideos → getting-started

timvideos / getting-started

Licence: other
List of ideas for getting started with TimVideos projects

Programming Languages

shell
77523 projects

Labels

videouniversityfpgausbelectronicsvhdlmjpegprojectsveriloggsocwebcamhdmiusb-devicesor1kgsoc-2016risc-vgsoc-2017hdmi2usb

Projects that are alternatives of or similar to getting-started

FPGAmp
720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
Stars: ✭ 190 (+280%)
Mutual labels:  fpga, mjpeg, hdmi, risc-v
SpinalDev
Docker Development Environment for SpinalHDL
Stars: ✭ 17 (-66%)
Mutual labels:  fpga, vhdl, verilog
math
Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-70%)
Mutual labels:  fpga, vhdl, verilog
vscode-terosHDL
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
Stars: ✭ 325 (+550%)
Mutual labels:  fpga, vhdl, verilog
Tinytpu
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: ✭ 153 (+206%)
Mutual labels:  fpga, vhdl, verilog
Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+316%)
Mutual labels:  fpga, verilog, risc-v
usbcorev
A full-speed device-side USB peripheral core written in Verilog.
Stars: ✭ 135 (+170%)
Mutual labels:  fpga, usb, verilog
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+54%)
Mutual labels:  fpga, verilog, risc-v
drec-fpga-intro
Materials for "Introduction to FPGA and Verilog" at MIPT DREC
Stars: ✭ 66 (+32%)
Mutual labels:  fpga, verilog, risc-v
spu32
Small Processing Unit 32: A compact RV32I CPU written in Verilog
Stars: ✭ 51 (+2%)
Mutual labels:  fpga, verilog, risc-v
vhdl-hdmi-out
HDMI Out VHDL code for 7-series Xilinx FPGAs
Stars: ✭ 36 (-28%)
Mutual labels:  fpga, vhdl, hdmi
Tang e203 mini
LicheeTang 蜂鸟E203 Core
Stars: ✭ 135 (+170%)
Mutual labels:  fpga, verilog, risc-v
Neorv32
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+112%)
Mutual labels:  fpga, vhdl, risc-v
fpga-docker
Tools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (+8%)
Mutual labels:  fpga, vhdl, verilog
Icestation 32
Compact FPGA game console
Stars: ✭ 93 (+86%)
Mutual labels:  fpga, verilog, risc-v
SpinalCrypto
SpinalHDL - Cryptography libraries
Stars: ✭ 36 (-28%)
Mutual labels:  fpga, vhdl, verilog
Core jpeg
High throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (+28%)
Mutual labels:  fpga, mjpeg, verilog
J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (+28%)
Mutual labels:  fpga, vhdl, verilog
xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-50%)
Mutual labels:  fpga, vhdl, verilog
bl mcu sdk
bl_mcu_sdk is MCU software development kit provided by Bouffalo Lab Team for BL602/BL604, BL702/BL704/BL706, BL616/BL618, BL808 and other series of RISC-V based chips in the future.
Stars: ✭ 147 (+194%)
Mutual labels:  usb, mjpeg, risc-v
View All Similar Projects ➔

This repository is only used for the GitHub issue tracker.

Contributing via University or other programs

The TimVideos project has a dedicated issue tracker which contains tasks (both small and large) which are suitable for contributing as part of organised programs like;

We are very happy to work with students who wish to contribute to the TimVideos project as part of their university course work (and happy to fill out the required paper work).

Smaller Bugs

If you are looking for smaller bugs to get started with, try the global TimVideos issue tracker and look for bugs marked with the Good First Bug label.

Using the Issue Tracker

Using Labels to Filter

Issue Filter

Issue Information

Issue Block Issue Page

Understanding Labels

All tasks in the tracker should have labels assigned to them. The labels have specific meanings which are listed here;

Difficulty Label

The difficulty label indicates how much knowledge or ability is needed in the skills labels attached.

Easy tasks are suitable for people who might not have the skill(s) / language(s) listed but are willing to learn them. Easy tasks should be comprehensively specified.

Medium tasks are suitable for people who already have some experience with the skill(s) / language(s) and reasonable confident with them. Medium tasks might require some research or independent development.

Challenging tasks are suitable for people who have extensive experience with the skill(s) / language(s) and are confident in their ability with them. These tasks might also be underspecified and require a lot of independent research.

While tasks at any level can be completed by anyone, the levels generally map the following experience levels,

  • Easy tasks are ideally suited to students who are currently starting out at University or wishing to learn new skills.
  • Medium tasks are better suited to students who are at the end of their undergraduate degrees.
  • Challenging tasks are better suited to people who are doing post graduate work.

More Information

More information about the TimVideos project and contributing the TimVideos developer website can be found at http://code.timvideos.us

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].