Rocket Custom Coprocessor (RoCC) Software
This is a set of C and RISC-V Assembly macros that help with emitting custom RISC-V instructions for talking with Rocket Custom Coprocessors (RoCCs).
IBM / rocc-software
Licence: Apache-2.0 License
C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
Stars: ✭ 46
Programming Languages
c
50402 projects - #5 most used programming language
Labels
Projects that are alternatives of or similar to rocc-software
ara
The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core
Stars: ✭ 116 (+152.17%)
Mutual labels: riscv
KyogenRV
The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
Stars: ✭ 37 (-19.57%)
Mutual labels: riscv
arv
ARV: Asynchronous RISC-V Go High-level Functional Model
Stars: ✭ 18 (-60.87%)
Mutual labels: riscv
riscv em
Simple risc-v emulator, able to run linux, written in C.
Stars: ✭ 51 (+10.87%)
Mutual labels: riscv
cheribsd
FreeBSD adapted for CHERI-RISC-V and Arm Morello.
Stars: ✭ 95 (+106.52%)
Mutual labels: riscv
rvkrypto-fips
FIPS and higher-level algorithm tests for RISC-V Crypto Extension
Stars: ✭ 18 (-60.87%)
Mutual labels: riscv
T13x
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
Stars: ✭ 28 (-39.13%)
Mutual labels: riscv
pulp soc
pulp_soc is the core building component of PULP based SoCs
Stars: ✭ 43 (-6.52%)
Mutual labels: riscv
RiscvSpecFormal
The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.
Stars: ✭ 69 (+50%)
Mutual labels: riscv
Fuxi
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
Stars: ✭ 68 (+47.83%)
Mutual labels: riscv
interp
Interpreter experiment. Testing dispatch methods: Switching, Direct/Indirect Threaded Code, Tail-Calls and Inlining
Stars: ✭ 32 (-30.43%)
Mutual labels: riscv
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].