Documentation for YatCPU
在线阅读：https://yatcpu.sysu.tech/
本文档还在编写当中，配套实验与练习也正在设计，如果你有任何想法或建议，欢迎到 Issue 区留言！
本地阅读与编辑
git clone https://github.com/sysu-scc/yatcpu-docs
cd yatcpu-docs
pip install -r requirements.txt
mkdocs serveSYSU-SCC / YatCPU-docs
Licence: CC-BY-SA-4.0 License
Documentatin for YatCPU
Stars: ✭ 15
Projects that are alternatives of or similar to YatCPU-docs
tree-core-ide
The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
Stars: ✭ 79 (+426.67%)
Mutual labels: riscv, chisel3
KyogenRV
The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
Stars: ✭ 37 (+146.67%)
Mutual labels: riscv, chisel3
fedar-f1-rv64im
5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.
Stars: ✭ 131 (+773.33%)
Mutual labels: riscv
cheribsd
FreeBSD adapted for CHERI-RISC-V and Arm Morello.
Stars: ✭ 95 (+533.33%)
Mutual labels: riscv
T13x
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
Stars: ✭ 28 (+86.67%)
Mutual labels: riscv
RiscvSpecFormal
The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.
Stars: ✭ 69 (+360%)
Mutual labels: riscv
rvkrypto-fips
FIPS and higher-level algorithm tests for RISC-V Crypto Extension
Stars: ✭ 18 (+20%)
Mutual labels: riscv
Fuxi
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
Stars: ✭ 68 (+353.33%)
Mutual labels: riscv
riscv em
Simple risc-v emulator, able to run linux, written in C.
Stars: ✭ 51 (+240%)
Mutual labels: riscv
ara
The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core
Stars: ✭ 116 (+673.33%)
Mutual labels: riscv
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].