GitPlanet

Cheap and reliable Node.js hosting starts at $3/month, and $1/month static HTML hosting

Created with love in Canada, visit hostnodejs.com today

Feel like to post an Ad? Learn Details
All Projects → SymbiFlow → Symbiflow Examples

SymbiFlow / Symbiflow Examples

Licence: isc
Example designs showing different ways to use SymbiFlow toolchains.

Labels

verilogfpga

Projects that are alternatives of or similar to Symbiflow Examples

Core jpeg
High throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (-9.86%)
Mutual labels:  verilog, fpga
Jt gng
CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (-8.45%)
Mutual labels:  verilog, fpga
Higan Verilog
This is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-50.7%)
Mutual labels:  verilog, fpga
Clash Compiler
Haskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+1249.3%)
Mutual labels:  verilog, fpga
Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (-23.94%)
Mutual labels:  verilog, fpga
Image Processing
Image Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-56.34%)
Mutual labels:  verilog, fpga
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+1366.2%)
Mutual labels:  verilog, fpga
Hdl
HDL libraries and projects
Stars: ✭ 727 (+923.94%)
Mutual labels:  verilog, fpga
Fpga101 Workshop
FPGA 101 - Workshop materials
Stars: ✭ 54 (-23.94%)
Mutual labels:  verilog, fpga
Hrm Cpu
Human Resource Machine - CPU Design #HRM
Stars: ✭ 43 (-39.44%)
Mutual labels:  verilog, fpga
Icestudio
❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (+1249.3%)
Mutual labels:  verilog, fpga
Electron
A mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (-26.76%)
Mutual labels:  verilog, fpga
Iroha
Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
Stars: ✭ 30 (-57.75%)
Mutual labels:  verilog, fpga
Wbscope
A wishbone controlled scope for FPGA's
Stars: ✭ 50 (-29.58%)
Mutual labels:  verilog, fpga
Zbasic
A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
Stars: ✭ 27 (-61.97%)
Mutual labels:  verilog, fpga
Mips Cpu
A MIPS CPU implemented in Verilog
Stars: ✭ 38 (-46.48%)
Mutual labels:  verilog, fpga
Platformio Vscode Ide
PlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (+852.11%)
Mutual labels:  verilog, fpga
Spinalhdl
Scala based HDL
Stars: ✭ 696 (+880.28%)
Mutual labels:  verilog, fpga
Rsyocto
🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-42.25%)
Mutual labels:  verilog, fpga
J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (-9.86%)
Mutual labels:  verilog, fpga
View All Similar Projects ➔

SymbiFlow examples

.. image:: https://github.com/symbiflow/symbiflow-examples/workflows/doc-test/badge.svg?branch=master :target: https://github.com/SymbiFlow/symbiflow-examples/actions

.. image:: https://readthedocs.org/projects/symbiflow-examples/badge/?version=latest :target: https://symbiflow-examples.readthedocs.io/en/latest/?badge=latest :alt: Documentation Status

This repository provides example FPGA designs that can be built using the SymbiFlow open source toolchain. These examples target the Xilinx 7-Series and the QuickLogic EOS S3 devices.

The repository includes:

  • xc7/ <./xc7>_ and eos-s3/ <./eos-s3>_ - Examples for Xilinx 7-Series and EOS-S3 devices, including:

    • Verilog code
    • Pin constraints files
    • Timing constraints files
    • Makefiles for running the SymbiFlow toolchain

  • docs/ <./docs>_ - Guide on how to get started with SymbiFlow and build provided examples

  • .github/ <./.github>_ - Directory with CI configuration and scripts

Please refer to the project documentation <https://symbiflow-examples.readthedocs.io>_ for a proper guide on how to run these examples. The examples provided by this repository are automatically built by extracting necessary code snippets with tuttest <https://github.com/antmicro/tuttest>_.

Building those docs

To build Sphinx documentation, you need at least Python 3.6. You will also need to install Sphinx v3.3.0 and additional dependencies, which you can get with pip::

pip install -r docs/requirements.txt

Next, just run::

make -C docs html

The output will be found in the docs/_build/html directory.

Running "CI" locally

The CI uses a bunch of scripts in the .github/scripts/ <./.github/scripts>_ directory to execute the needed tests. You can use the same scripts locally to test without having to wait for the online CIs to pass if you want to quickly test stuff.

For this, you will need tuttest <https://github.com/antmicro/tuttest/>_, which you can install with::

pip install git+https://github.com/antmicro/tuttest
  • <fpga-family> is one of {eos-s3, xc7} (the two currently covered platforms - EOS-S3 and Xilinx series 7).
  • <os> is one of {ubuntu, debian, centos} (currently supported operating systems).

To install the toolchain (just the first time), run::

.github/scripts/install-toolchain.sh | bash -c "$(cat /dev/stdin)"

To build all the examples locally, just run::

.github/scripts/build-examples.sh | bash -c "$(cat /dev/stdin)"

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].