157 Open source projects that are alternatives of or similar to Penglai-Enclave

A novel container runtime, aka confidential container, for cloud-native confidential computing and enclave runtime ecosystem.

MultiZone® Security Enclave for Linux

Lightweight JSON parser for embedded systems

Continuous- and Discrete-Time Signals and Systems - Theory and Computational Examples

Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves

Knee point detection in Python 📈

A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz

Portable automation meta-framework to manage, describe, connect and reuse any artifacts, scripts, tools and workflows on any platform with any software and hardware in a non-intrusive way and with minimal effort. Try it using this tutorial to modularize and automate ML Systems benchmarking from the Student Cluster Competition at SC'22:

ARMv8-A/RISC-V kernel (with UEFI bootloader)

32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs

A linux based Virtual assistant on Artificial Intelligence in C

32-bit Superscalar RISC-V CPU

Pynamical is a Python package for modeling and visualizing discrete nonlinear dynamical systems, chaos, and fractals.

A port of FreeRTOS for the RISC-V ISA

LibRec: A Leading Java Library for Recommender Systems, see

Materials for "Introduction to FPGA and Verilog" at MIPT DREC

A collection of portable workflows, automation recipes and components for MLOps in a unified CK format. Note that this repository is outdated - please check the 2nd generation of the CK workflow automation meta-framework with portable MLOps and DevOps components here:

Shakti: development platform for PlatformIO

Secure collaborative training and inference for XGBoost.

RISC-V Cores, SoC platforms and SoCs

An encrypted data analytics platform

🔃 Cybernetics Reading Club

Mirror; Work-in-progress software-rendering Vulkan implementation

RISC-V Instruction Set Metadata

A simple RISC-V processor for use in FPGA designs.

A Win32 application framework for Swift

RISC-V CPU Core

Trigger is a robust network automation toolkit written in Python that was designed for interfacing with network devices.

Functional verification project for the CORE-V family of RISC-V cores.

What to Read to Learn More About DevOps

Phoebe

👔 How to transition from software development to engineering management

Universal Cooperative Multithread Lib with real time Scheduler that was designed to work, virtually, into any modern micro controller or Microchip and, also, for user space applications for modern OS (Mac, Linux, Windows) or on FreeRTOS as well. Supports C and C++

Lightweight printf library optimized for embedded systems

Small Processing Unit 32: A compact RV32I CPU written in Verilog

A clean, well-written minimalist operating system designed to be used as an educational material for operating system development. [My flagship repo.]

1st time TAing for CS110 at Stanford: Principles of Computer Systems? - Stars are appreciated :)

📆 The infrastructure deployment time machine

Tiny RISC-V virtual machine

Tooling for Nitro Enclave Management

This repo provides a C API for AWS Nitro Enclaves, including a KMS SDK that integrates it with attestation.

A curated list of open-source projects that help exploit Intel SGX technology

Confidential Computing Zoo provides confidential computing solutions based on Intel SGX, TDX, HEXL, etc. technologies.

CS 15-213: Introduction to Computer Systems in 2017 Spring, CMU

Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs

Website for the malleable systems and software community

为推广RISC-V尽些薄力

Lightweight dynamic memory manager library for embedded systems with memory constraints. It implements malloc, calloc, realloc and free functions

Simple and lightweight source-based multi-platform Linux distribution with musl libc.

No-MMU Linux capable RISC-V SoC designed to be useful.

Where Lions Roam: RISC-V on the VELDT

ILLIXR: Illinois Extended Reality Testbed

F# RISC-V Instruction Set formal specification

Display a message in morse code on your capslock LED, keyboard backlight or using your screen brightness!

🖥️ An xv6-like operating system on RISC-V with multi-core support. Documentation available online.

List of Computer Science courses with video lectures.

A subprocess.run drop-in replacement that supports a tee mode, being able to display output in real time while still capturing it. No dependencies needed

Processor core implementing the base RV32I instruction set of the RISC-V ISA

a friendly wrapper around ptrace

720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)