All Projects → viktor-prutyanov → drec-fpga-intro

viktor-prutyanov / drec-fpga-intro

Licence: GPL-2.0 license
Materials for "Introduction to FPGA and Verilog" at MIPT DREC

Programming Languages

Verilog
626 projects
Makefile
30231 projects
assembly
5116 projects
c
50402 projects - #5 most used programming language

Projects that are alternatives of or similar to drec-fpga-intro

Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+215.15%)
Mutual labels:  fpga, verilog, risc-v
getting-started
List of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-24.24%)
Mutual labels:  fpga, verilog, risc-v
spu32
Small Processing Unit 32: A compact RV32I CPU written in Verilog
Stars: ✭ 51 (-22.73%)
Mutual labels:  fpga, verilog, risc-v
super-miyamoto-sprint
Homebrew game for homebrew FPGA game console
Stars: ✭ 48 (-27.27%)
Mutual labels:  fpga, verilog, risc-v
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+1509.09%)
Mutual labels:  fpga, verilog, risc-v
Icestation 32
Compact FPGA game console
Stars: ✭ 93 (+40.91%)
Mutual labels:  fpga, verilog, risc-v
yarvi
Yet Another RISC-V Implementation
Stars: ✭ 59 (-10.61%)
Mutual labels:  fpga, verilog, risc-v
Riscv
RISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+312.12%)
Mutual labels:  fpga, verilog, risc-v
Platformio Core
PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+8292.42%)
Mutual labels:  fpga, verilog, risc-v
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+16.67%)
Mutual labels:  fpga, verilog, risc-v
Tang e203 mini
LicheeTang 蜂鸟E203 Core
Stars: ✭ 135 (+104.55%)
Mutual labels:  fpga, verilog, risc-v
Icicle
32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs
Stars: ✭ 234 (+254.55%)
Mutual labels:  fpga, risc-v
Red Pitaya Notes
Notes on the Red Pitaya Open Source Instrument
Stars: ✭ 205 (+210.61%)
Mutual labels:  fpga, verilog
Verilog Generator Of Neural Net Digit Detector For Fpga
Verilog Generator of Neural Net Digit Detector for FPGA
Stars: ✭ 187 (+183.33%)
Mutual labels:  fpga, verilog
ics-adpcm
Programmable multichannel ADPCM decoder for FPGA
Stars: ✭ 18 (-72.73%)
Mutual labels:  fpga, verilog
Convolution network on fpga
CNN acceleration on virtex-7 FPGA with verilog HDL
Stars: ✭ 236 (+257.58%)
Mutual labels:  fpga, verilog
yafpgatetris
Yet Another Tetris on FPGA Implementation
Stars: ✭ 29 (-56.06%)
Mutual labels:  fpga, verilog
fpga-docker
Tools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (-18.18%)
Mutual labels:  fpga, verilog
FPGA ThreeLevelStorage
【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。
Stars: ✭ 86 (+30.3%)
Mutual labels:  fpga, verilog
Openwifi Hw
FPGA/hardware design of openwifi
Stars: ✭ 181 (+174.24%)
Mutual labels:  fpga, verilog

Введение в FPGA и Verilog

На этом репозитории хранятся лабораторные, задачи, слайды, заметки и другие материалы для курса "Введение в FPGA и Verilog". Вся информация находится на wiki.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].