Ttl / Fmcw3
Licence: apache-2.0
Two RX-channel 6 GHz FMCW radar design files
Projects that are alternatives of or similar to Fmcw3
Freezing SpiceA pipelined RISCV implementation in VHDL
Stars: ✭ 90 (-28.57%)
Mutual labels: vhdl
Neorv32A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (-15.87%)
Mutual labels: vhdl
NeppielightFPGA-based HDMI ambient lighting
Stars: ✭ 114 (-9.52%)
Mutual labels: vhdl
Ethernet macTri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
Stars: ✭ 95 (-24.6%)
Mutual labels: vhdl
Nexys4ddrVarious projects for the Nexys4DDR board from Digilent
Stars: ✭ 110 (-12.7%)
Mutual labels: vhdl
PatmosPatmos is a time-predictable VLIW processor, and the processor for the T-CREST project
Stars: ✭ 85 (-32.54%)
Mutual labels: vhdl
Neo430A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
Stars: ✭ 120 (-4.76%)
Mutual labels: vhdl
Hdl checkerRepurposing existing HDL tools to help writing better code
Stars: ✭ 103 (-18.25%)
Mutual labels: vhdl
Artix 7 Hdmi ProcessingReceiving and processing 1080p HDMI audio and video on the Artix 7 FPGA
Stars: ✭ 113 (-10.32%)
Mutual labels: vhdl
Xjtu TriplerThis repository is the backup of XJTU-Tripler project, participating dac19 system design contest
Stars: ✭ 98 (-22.22%)
Mutual labels: vhdl
Hdmi2usb Jahanzeb FirmwareOriginal hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project
Stars: ✭ 100 (-20.63%)
Mutual labels: vhdl
Cosmos Plus OpenssdCosmos OpenSSD + Hardware and Software source distribution
Stars: ✭ 110 (-12.7%)
Mutual labels: vhdl
TpuTPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.
Stars: ✭ 91 (-27.78%)
Mutual labels: vhdl
ZpuThe Zylin ZPU
Stars: ✭ 118 (-6.35%)
Mutual labels: vhdl
GhdlVHDL 2008/93/87 simulator
Stars: ✭ 1,285 (+919.84%)
Mutual labels: vhdl
Vhdl ExtrasFlexible VHDL library
Stars: ✭ 109 (-13.49%)
Mutual labels: vhdl
Hdl4fpgaVHDL library 4 FPGAs
Stars: ✭ 120 (-4.76%)
Mutual labels: vhdl
Rust hdl Stars: ✭ 120 (-4.76%)
Mutual labels: vhdl
FpgbaGBA on FPGA
Stars: ✭ 113 (-10.32%)
Mutual labels: vhdl
6 GHz two RX channel FMCW radar design files.
For more information see: https://hforsten.com/third-version-of-homemade-6-ghz-fmcw-radar.html
SAR image formation steps:
Compile Tensorflow custom operations in pc/sar/sar_op. See BUILDING file in
that directory for the instructions.
pc/sar/process_sweeps.py is used to slice the correct time from the measurement file.
./process_sweeps.py <log file> <start time> <end time> [decimation factor]
It writes sweeps.p file with the data in the format the image formation scripts know how to read.
To form the SAR image run ./backprojection_tf.py sweeps.p or ./omegak_tf.py sweeps.p.
Some variables related to the image formation can be found on the top of the image formation scripts.
Example data can be downloaded from: https://hforsten.com/fmcw3/parking_lot_sar.log
Use start and end times of 20 and 136 for it. Decimation factor should be 1 or
2 for backprojection and 2 for omega-k.
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at
[email protected].
