All Projects → MJoergen → Nexys4ddr

MJoergen / Nexys4ddr

Various projects for the Nexys4DDR board from Digilent

Labels

Projects that are alternatives of or similar to Nexys4ddr

J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (-41.82%)
Mutual labels:  vhdl
Ghdl
VHDL 2008/93/87 simulator
Stars: ✭ 1,285 (+1068.18%)
Mutual labels:  vhdl
Hdmi2usb Jahanzeb Firmware
Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project
Stars: ✭ 100 (-9.09%)
Mutual labels:  vhdl
Digital Design Lab
Stars: ✭ 74 (-32.73%)
Mutual labels:  vhdl
Greta
GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology.
Stars: ✭ 84 (-23.64%)
Mutual labels:  vhdl
Tpu
TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.
Stars: ✭ 91 (-17.27%)
Mutual labels:  vhdl
Q27
27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
Stars: ✭ 60 (-45.45%)
Mutual labels:  vhdl
Neorv32
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (-3.64%)
Mutual labels:  vhdl
Patmos
Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
Stars: ✭ 85 (-22.73%)
Mutual labels:  vhdl
Yodl
A VHDL frontend for Yosys
Stars: ✭ 98 (-10.91%)
Mutual labels:  vhdl
Simon speck ciphers
Implementations of the Simon and Speck Block Ciphers
Stars: ✭ 74 (-32.73%)
Mutual labels:  vhdl
Pynq Dl
Xilinx Deep Learning IP
Stars: ✭ 84 (-23.64%)
Mutual labels:  vhdl
Ethernet mac
Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
Stars: ✭ 95 (-13.64%)
Mutual labels:  vhdl
Yafc
Yet Another Forth Core...
Stars: ✭ 68 (-38.18%)
Mutual labels:  vhdl
Awesome Open Hardware Verification
A List of Free and Open Source Hardware Verification Tools and Frameworks
Stars: ✭ 103 (-6.36%)
Mutual labels:  vhdl
Logi Projects
Stars: ✭ 63 (-42.73%)
Mutual labels:  vhdl
Freezing Spice
A pipelined RISCV implementation in VHDL
Stars: ✭ 90 (-18.18%)
Mutual labels:  vhdl
Vhdl Extras
Flexible VHDL library
Stars: ✭ 109 (-0.91%)
Mutual labels:  vhdl
Hdl checker
Repurposing existing HDL tools to help writing better code
Stars: ✭ 103 (-6.36%)
Mutual labels:  vhdl
Xjtu Tripler
This repository is the backup of XJTU-Tripler project, participating dac19 system design contest
Stars: ✭ 98 (-10.91%)
Mutual labels:  vhdl

nexys4ddr

Various projects for the Nexys4DDR board from Digilent

dyoc

Design Your Own Computer. This is a tutorial on how to build a complete computer (CPU, VGA, Memory, and Keyboard) on the Nexys4DDR board.

beta

My VHDL implementation of the "beta" computer introduced in MIT 6.004

queens

Solves the 8-queens problem.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].