143 Open source projects that are alternatives of or similar to Fmcw3

VHDL Samples

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

Xilinx Deep Learning IP

A FPGA friendly 32 bit RISC-V CPU implementation

Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.

A pipelined RISCV implementation in VHDL

Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

Experimental compiler for a subset of Haskell to VHDL

Yet Another Forth Core...

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

A Audio Interface for the Zedboard

Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

Various projects for the Nexys4DDR board from Digilent

A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.

Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project

Image Processing Toolbox in Verilog using Basys3 FPGA

FPGA-based HDMI ambient lighting

VHDL-Mips-Pipeline-Microprocessor

Implementations of the Simon and Speck Block Ciphers

AXI PSRAM Controller IP for use with Digilent Nexys 4

A List of Free and Open Source Hardware Verification Tools and Frameworks

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

Caffe to VHDL

This repository is the backup of XJTU-Tripler project, participating dac19 system design contest

SPI master and slave for FPGA written in VHDL

Cosmos OpenSSD + Hardware and Software source distribution

ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.

TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.

Donjon hardware tool for circuits security evaluation

The Zylin ZPU

Example code for the Numato Opsis board, the first HDMI2USB production board.

VHDL 2008/93/87 simulator

Digital FM Radio Receiver for FPGA

Flexible VHDL library

A package for Sublime Text that aids coding in the VHDL language.

GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology.

Haskell to VHDL/Verilog/SystemVerilog compiler

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

Acorn BBC Micro on an Altera DE1 FPGA board

A Bitcoin miner for the Zynq chip utilizing the Zedboard.

Repurposing existing HDL tools to help writing better code

Simple custom computer on a FPGA

AES-128 hardware implementation

Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA

VHDL for basic floating-point operations.

A reimplementation of a tiny stack CPU

HashVoodoo FPGA Bitcoin Miner

Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project

27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting

VHDL library 4 FPGAs

GBA on FPGA

A VHDL frontend for Yosys

VHDL Package for Sublime Text