fmhess / fmh_gpib_core
Licence: Apache-2.0 license
GPIB IEEE 488.1 core
Stars: ✭ 15
Projects that are alternatives of or similar to fmh gpib core
openarty
An Open Source configuration of the Arty platform
Stars: ✭ 93 (+520%)
Mutual labels: fpga, fpga-soc
HPS2FPGAmapping
SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)
Stars: ✭ 27 (+80%)
Mutual labels: fpga, fpga-soc
TinyMIPS
The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.
Stars: ✭ 29 (+93.33%)
Mutual labels: fpga, fpga-soc
KyogenRV
The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
Stars: ✭ 37 (+146.67%)
Mutual labels: fpga
dcurl
Hardware-accelerated Multi-threaded IOTA PoW, drop-in replacement for ccurl
Stars: ✭ 39 (+160%)
Mutual labels: fpga
FPGA RealTime and Static Sobel Edge Detection
Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images
Stars: ✭ 14 (-6.67%)
Mutual labels: fpga
ACCL
Accelerated Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
Stars: ✭ 28 (+86.67%)
Mutual labels: fpga
gateware
A collection of little open source FPGA hobby projects
Stars: ✭ 38 (+153.33%)
Mutual labels: fpga
oscimpDigital
OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
Stars: ✭ 41 (+173.33%)
Mutual labels: fpga
ZYNQ-NVDLA
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
Stars: ✭ 144 (+860%)
Mutual labels: fpga
EBAZ4205
Vivado and PetaLinux projects for Zynq EBAZ4205 Board
Stars: ✭ 38 (+153.33%)
Mutual labels: fpga
adat-usb2-audio-interface
FPGA based USB 2.0 high speed audio interface featuring multiple optical ADAT inputs and outputs
Stars: ✭ 68 (+353.33%)
Mutual labels: fpga
-- Copyright 2017-2020 Frank Mori Hess [email protected] -- Licensed under the Apache License, Version 2.0 (the "License"); -- you may not use this file except in compliance with the License. -- You may obtain a copy of the License at -- http://www.apache.org/licenses/LICENSE-2.0 -- Unless required by applicable law or agreed to in writing, software -- distributed under the License is distributed on an "AS IS" BASIS, -- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -- See the License for the specific language governing permissions and -- limitations under the License. -- See the LICENSE file for details. ------------------------------------------------------------------------------ fmh_gpib_core is a GPIB IP core written in VHDL. Currently, a frontend with a cb7210.2 (NEC 7210) style register interface has been implemented (see src/frontends/frontend_cb7210p2.vhd) and tested in a Cyclone V HPS clocked at 60 MHz. fmh_gpib_core supports IEEE 488.1 subsets SH1, SHE1, AH1, AHE1, T5, TE5, L3, LE3, SR1, RL1, PP0-PP2, DC1, DT1, C1-C5, and CF. The underlying GPIB logic is separated from the register interface so that multiple front end register layouts may be implemented on top of the common core. See src/example/fmh_gpib_top.vhd for an example of how the cb7210.2-style frontend might be used. It includes a fifo with a transfer counter to accelerate DMA transfers and a digital filter for the GPIB control lines. A corresponding component file usable by Altera's Quartus tools can be found under vendor/altera/. The latest version of this IP core may be found at: https://github.com/fmhess/fmh_gpib_core A linux driver for fmh_gpib_core is provided by the Linux-GPIB package (the "fmh_gpib" driver), see: http://linux-gpib.sourceforge.net The "nvc" VHDL compiler and simulator used to run the testbenches is available at https://github.com/nickg/nvc
Note that the project description data, including the texts, logos, images, and/or trademarks,
for each open source project belongs to its rightful owner.
If you wish to add or remove any projects, please contact us at [email protected].