All Projects → ustb-owl → TinyMIPS

ustb-owl / TinyMIPS

Licence: GPL-3.0 license
The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.

Programming Languages

C++
36643 projects - #6 most used programming language
Verilog
626 projects
Makefile
30231 projects
assembly
5116 projects
tcl
693 projects
python
139335 projects - #7 most used programming language

Projects that are alternatives of or similar to TinyMIPS

Nontrivial Mips
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
Stars: ✭ 417 (+1337.93%)
Mutual labels:  cpu, fpga, mips
Ustc Tmips
Stars: ✭ 6 (-79.31%)
Mutual labels:  cpu, mips, operating-system
Mips Cpu
A MIPS CPU implemented in Verilog
Stars: ✭ 38 (+31.03%)
Mutual labels:  cpu, fpga, mips
Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+617.24%)
Mutual labels:  cpu, fpga
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+165.52%)
Mutual labels:  cpu, fpga
Riscboy
Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink
Stars: ✭ 103 (+255.17%)
Mutual labels:  cpu, fpga
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+3489.66%)
Mutual labels:  cpu, fpga
COExperiment Repo
支持 45 条 MIPS 指令的单周期处理器 -- 计算机组成原理实验 NUAA Spring 2017
Stars: ✭ 23 (-20.69%)
Mutual labels:  cpu, mips
Forth Cpu
A Forth CPU and System on a Chip, based on the J1, written in VHDL
Stars: ✭ 244 (+741.38%)
Mutual labels:  cpu, fpga
Advanced-xv6
Modern improvements for MIT's xv6 OS
Stars: ✭ 26 (-10.34%)
Mutual labels:  cpu, operating-system
managed ml systems and iot
Managed Machine Learning Systems and Internet of Things Live Lesson
Stars: ✭ 35 (+20.69%)
Mutual labels:  cpu, fpga
Cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Stars: ✭ 1,144 (+3844.83%)
Mutual labels:  cpu, fpga
J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (+120.69%)
Mutual labels:  cpu, fpga
Neorv32
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+265.52%)
Mutual labels:  cpu, fpga
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+3562.07%)
Mutual labels:  cpu, fpga
Mipt Mips
Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs
Stars: ✭ 250 (+762.07%)
Mutual labels:  cpu, mips
kianRiscV
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+475.86%)
Mutual labels:  cpu, fpga
FPGACosmacELF
A re-creation of a Cosmac ELF computer, Coded in SpinalHDL
Stars: ✭ 31 (+6.9%)
Mutual labels:  cpu, fpga
tapasco
The Task Parallel System Composer (TaPaSCo)
Stars: ✭ 66 (+127.59%)
Mutual labels:  fpga, fpga-soc
The Hack General Purpose Computer
Using HDL, from Boolean algebra and elementary logic gates to building a Central Processing Unit, a memory system, and a hardware platform, leading up to a 16-bit general-purpose computer. Then, implementing the modern software hierarchy designed to enable the translation and execution of object-based, high-level languages on a bare-bone computer hardware platform; Including Virtual machine,Compiler and Operating system.
Stars: ✭ 39 (+34.48%)
Mutual labels:  cpu, operating-system

Project TinyMIPS

The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch, which including:

  • TinyMIPS, a streamlined 22-instruction MIPS ISA processor.
  • TinyLang, a C like programming language and its compiler.
  • TinyOS, a tiny embedded operating system kernel.

How to Build?

You may want to configure your cross compile toolchain first. If so, you should modify the file toolchain.mk.

To build entire project, just run:

make

Or build with release mode:

make DEBUG=0

To-Do List

  • TinyMIPS processor
  • TinyMIPS SoC (TinySoC)
  • TinyLang compiler (backend based on TAC IR)
  • TinyLang compiler (backend based on SSA IR)
  • TinyLang standard library
  • TinyOS

Copyright and License

Copyright (C) 2019 USTB NSCSCC Team. License GPLv3.

Note that the project description data, including the texts, logos, images, and/or trademarks, for each open source project belongs to its rightful owner. If you wish to add or remove any projects, please contact us at [email protected].